2013-02-12 01:07:04 +00:00
|
|
|
/*
|
|
|
|
* This program source code file is part of KiCad, a free EDA CAD application.
|
|
|
|
*
|
2015-01-30 18:42:46 +00:00
|
|
|
* Copyright (C) 1992-2015 KiCad Developers, see AUTHORS.txt for contributors.
|
2013-02-12 01:07:04 +00:00
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License
|
|
|
|
* as published by the Free Software Foundation; either version 2
|
|
|
|
* of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, you may find one here:
|
|
|
|
* http://www.gnu.org/licenses/old-licenses/gpl-2.0.html
|
|
|
|
* or you may search the http://www.gnu.org website for the version 2 license,
|
|
|
|
* or you may write to the Free Software Foundation, Inc.,
|
|
|
|
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA
|
|
|
|
*/
|
|
|
|
|
2011-09-23 13:57:12 +00:00
|
|
|
/**
|
|
|
|
* @file class_board_design_settings.cpp
|
|
|
|
* BOARD_DESIGN_SETTINGS class functions.
|
|
|
|
*/
|
|
|
|
|
2012-01-23 04:33:36 +00:00
|
|
|
#include <fctsys.h>
|
|
|
|
#include <common.h>
|
|
|
|
#include <layers_id_colors_and_visibility.h>
|
2009-10-28 11:48:47 +00:00
|
|
|
|
2012-01-23 04:33:36 +00:00
|
|
|
#include <pcbnew.h>
|
|
|
|
#include <class_board_design_settings.h>
|
2009-10-28 11:48:47 +00:00
|
|
|
|
2012-01-23 04:33:36 +00:00
|
|
|
#include <class_track.h>
|
2012-10-17 10:57:21 +00:00
|
|
|
#include <convert_from_iu.h>
|
2009-10-28 11:48:47 +00:00
|
|
|
|
|
|
|
|
2012-02-19 04:02:19 +00:00
|
|
|
BOARD_DESIGN_SETTINGS::BOARD_DESIGN_SETTINGS() :
|
BOARD_CONNECTED_ITEMs do not store net code anymore (m_NetCode field), instead net info is stored using a pointer to NETINFO_ITEM.
GetNet() refers to the net code stored in the NETINFO_ITEM. SetNet() finds an appropriate NETINFO_ITEM and uses it.
Removing GetNet() & SetNet() (and the whole net code idea) requires too many changes in the code (~250 references to the mentioned functions).
BOARD_CONNECTED_ITEMs by default get a pointer to NETINFO_ITEM that stores unconnected items. This requires for all BOARD_CONNECTED_ITEMs to have a parent (so BOARD* is accessible). The only orphaned item is BOARD_DESIGN_SETTINGS::m_Pad_Master, but it does not cause any issues so far.
Items that do not have access to a BOARD (do not have set parents) and therefore cannot get net assigned, by default get const static NETINFO_LIST::ORPHANED.
Performed tests:
- loaded .kicad_pcb, KiCad legacy board, Eagle 6.0 board, P-CAD board - all ok
- load a simple project, reload netlist after changing connections in eeschema - ok
- save & reload a board - ok, but still contain empty nets
- remove everything, restore with undo - ok
- remove everything, reload netlist - ok
- changing net names (all possibilites: empty->existing, empty->not existing, existing->empty, existing->not existing) - all ok
- zones: when net is changed to a net that does not have any nodes besides the zone itself, it does not get filled
2014-01-15 17:03:06 +00:00
|
|
|
m_Pad_Master( NULL )
|
2009-10-28 11:48:47 +00:00
|
|
|
{
|
2014-06-24 16:17:18 +00:00
|
|
|
LSET all_set = LSET().set();
|
2012-02-06 05:44:19 +00:00
|
|
|
|
2014-06-30 15:46:47 +00:00
|
|
|
m_enabledLayers = all_set; // All layers enabled at first.
|
|
|
|
// SetCopperLayerCount() will adjust this.
|
2014-06-24 16:17:18 +00:00
|
|
|
SetVisibleLayers( all_set );
|
2012-02-06 05:44:19 +00:00
|
|
|
|
|
|
|
// set all but hidden text as visible.
|
2014-05-13 09:22:51 +00:00
|
|
|
m_visibleElements = ~( 1 << MOD_TEXT_INVISIBLE );
|
2011-09-23 13:57:12 +00:00
|
|
|
|
2014-06-30 15:46:47 +00:00
|
|
|
SetCopperLayerCount( 2 ); // Default design is a double sided board
|
2011-09-23 13:57:12 +00:00
|
|
|
|
|
|
|
// via type (VIA_BLIND_BURIED, VIA_THROUGH VIA_MICROVIA).
|
|
|
|
m_CurrentViaType = VIA_THROUGH;
|
|
|
|
|
|
|
|
// if true, when creating a new track starting on an existing track, use this track width
|
|
|
|
m_UseConnectedTrackWidth = false;
|
|
|
|
|
2013-08-28 16:14:39 +00:00
|
|
|
m_BlindBuriedViaAllowed = false; // true to allow blind/buried vias
|
2011-09-23 13:57:12 +00:00
|
|
|
m_MicroViasAllowed = false; // true to allow micro vias
|
2012-04-08 23:32:32 +00:00
|
|
|
|
2015-03-02 15:59:03 +00:00
|
|
|
m_DrawSegmentWidth = Millimeter2iu( DEFAULT_GRAPHIC_THICKNESS ); // current graphic line width (not EDGE layer)
|
2012-04-08 23:32:32 +00:00
|
|
|
|
2015-03-02 15:59:03 +00:00
|
|
|
m_EdgeSegmentWidth = Millimeter2iu( DEFAULT_PCB_EDGE_THICKNESS ); // current graphic line width (EDGE layer only)
|
|
|
|
m_PcbTextWidth = Millimeter2iu(DEFAULT_TEXT_PCB_THICKNESS ); // current Pcb (not module) Text width
|
2012-04-08 23:32:32 +00:00
|
|
|
|
2015-03-02 15:59:03 +00:00
|
|
|
m_PcbTextSize = wxSize( Millimeter2iu( DEFAULT_TEXT_PCB_SIZE ),
|
|
|
|
Millimeter2iu( DEFAULT_TEXT_PCB_SIZE ) ); // current Pcb (not module) Text size
|
2012-04-08 23:32:32 +00:00
|
|
|
|
2015-02-15 22:21:52 +00:00
|
|
|
m_useCustomTrackVia = false;
|
2015-03-13 16:48:42 +00:00
|
|
|
m_customTrackWidth = Millimeter2iu( DEFAULT_CUSTOMTRACKWIDTH );
|
|
|
|
m_TrackMinWidth = Millimeter2iu( DEFAULT_TRACKMINWIDTH ); // track min width
|
|
|
|
m_ViasMinSize = Millimeter2iu( DEFAULT_VIASMINSIZE ); // via (not uvia) min diam
|
|
|
|
m_ViasMinDrill = Millimeter2iu( DEFAULT_VIASMINDRILL ); // via (not uvia) min drill diam
|
|
|
|
m_MicroViasMinSize = Millimeter2iu( DEFAULT_MICROVIASMINSIZE );// uvia (not via) min diam
|
|
|
|
m_MicroViasMinDrill = Millimeter2iu( DEFAULT_MICROVIASMINDRILL );// uvia (not via) min drill diam
|
2009-12-07 06:16:11 +00:00
|
|
|
|
2009-11-04 19:08:08 +00:00
|
|
|
// Global mask margins:
|
2015-03-02 15:59:03 +00:00
|
|
|
m_SolderMaskMargin = Millimeter2iu( DEFAULT_SOLDERMASK_CLEARANCE ); // Solder mask margin
|
|
|
|
m_SolderMaskMinWidth = Millimeter2iu( DEFAULT_SOLDERMASK_MIN_WIDTH ); // Solder mask min width
|
2011-09-23 13:57:12 +00:00
|
|
|
m_SolderPasteMargin = 0; // Solder paste margin absolute value
|
|
|
|
m_SolderPasteMarginRatio = 0.0; // Solder pask margin ratio value of pad size
|
|
|
|
// The final margin is the sum of these 2 values
|
|
|
|
// Usually < 0 because the mask is smaller than pad
|
2009-10-28 11:48:47 +00:00
|
|
|
|
2011-09-23 13:57:12 +00:00
|
|
|
// Layer thickness for 3D viewer
|
2012-10-17 10:57:21 +00:00
|
|
|
m_boardThickness = Millimeter2iu( DEFAULT_BOARD_THICKNESS_MM );
|
2014-05-13 09:22:51 +00:00
|
|
|
|
|
|
|
m_viaSizeIndex = 0;
|
|
|
|
m_trackWidthIndex = 0;
|
2015-01-30 18:42:46 +00:00
|
|
|
|
|
|
|
// Default values for the footprint editor and fp creation
|
|
|
|
// (also covers footprints created on the fly by micor-waves tools)
|
2015-03-02 15:59:03 +00:00
|
|
|
m_ModuleTextSize = wxSize( Millimeter2iu( DEFAULT_TEXT_MODULE_SIZE ),
|
|
|
|
Millimeter2iu( DEFAULT_TEXT_MODULE_SIZE ) );
|
|
|
|
m_ModuleTextWidth = Millimeter2iu( DEFAULT_GR_MODULE_THICKNESS );
|
|
|
|
m_ModuleSegmentWidth = Millimeter2iu( DEFAULT_GR_MODULE_THICKNESS );
|
2015-01-30 18:42:46 +00:00
|
|
|
|
|
|
|
// These values will be overriden by config values after reading the config
|
|
|
|
// Default ref text on fp creation. if empty, use footprint name as default
|
|
|
|
m_RefDefaultText = wxT( "REF**" );
|
|
|
|
m_RefDefaultVisibility = true; // Default ref text visibility on fp creation
|
|
|
|
m_RefDefaultlayer = int( F_SilkS ); // Default ref text layer on fp creation
|
|
|
|
// Default value text on fp creation. if empty, use footprint name as default
|
|
|
|
m_ValueDefaultText = wxEmptyString;
|
|
|
|
m_ValueDefaultVisibility = true;
|
|
|
|
m_ValueDefaultlayer = int( F_Fab );
|
2009-10-28 11:48:47 +00:00
|
|
|
}
|
|
|
|
|
2012-10-17 10:57:21 +00:00
|
|
|
// Add parameters to save in project config.
|
|
|
|
// values are saved in mm
|
2012-02-19 04:02:19 +00:00
|
|
|
void BOARD_DESIGN_SETTINGS::AppendConfigs( PARAM_CFG_ARRAY* aResult )
|
|
|
|
{
|
|
|
|
m_Pad_Master.AppendConfigs( aResult );
|
|
|
|
|
2012-10-17 10:57:21 +00:00
|
|
|
aResult->push_back( new PARAM_CFG_INT_WITH_SCALE( wxT( "PcbTextSizeV" ),
|
|
|
|
&m_PcbTextSize.y,
|
2015-03-02 15:59:03 +00:00
|
|
|
Millimeter2iu( DEFAULT_TEXT_PCB_SIZE ), TEXTS_MIN_SIZE, TEXTS_MAX_SIZE,
|
2012-10-17 10:57:21 +00:00
|
|
|
NULL, MM_PER_IU ) );
|
|
|
|
|
|
|
|
aResult->push_back( new PARAM_CFG_INT_WITH_SCALE( wxT( "PcbTextSizeH" ),
|
|
|
|
&m_PcbTextSize.x,
|
2015-03-02 15:59:03 +00:00
|
|
|
Millimeter2iu( DEFAULT_TEXT_PCB_SIZE ), TEXTS_MIN_SIZE, TEXTS_MAX_SIZE,
|
2012-10-17 10:57:21 +00:00
|
|
|
NULL, MM_PER_IU ) );
|
|
|
|
|
|
|
|
aResult->push_back( new PARAM_CFG_INT_WITH_SCALE( wxT( "PcbTextThickness" ),
|
|
|
|
&m_PcbTextWidth,
|
2015-03-02 15:59:03 +00:00
|
|
|
Millimeter2iu(DEFAULT_TEXT_PCB_THICKNESS ),
|
2012-10-17 10:57:21 +00:00
|
|
|
Millimeter2iu( 0.01 ), Millimeter2iu( 5.0 ),
|
|
|
|
NULL, MM_PER_IU ) );
|
|
|
|
|
|
|
|
aResult->push_back( new PARAM_CFG_INT_WITH_SCALE( wxT( "ModuleTextSizeV" ),
|
|
|
|
&m_ModuleTextSize.y,
|
|
|
|
DEFAULT_TEXT_MODULE_SIZE, TEXTS_MIN_SIZE, TEXTS_MAX_SIZE,
|
|
|
|
NULL, MM_PER_IU ) );
|
|
|
|
|
|
|
|
aResult->push_back( new PARAM_CFG_INT_WITH_SCALE( wxT( "ModuleTextSizeH" ),
|
|
|
|
&m_ModuleTextSize.x,
|
|
|
|
DEFAULT_TEXT_MODULE_SIZE, TEXTS_MIN_SIZE, TEXTS_MAX_SIZE,
|
|
|
|
NULL, MM_PER_IU ) );
|
|
|
|
|
|
|
|
aResult->push_back( new PARAM_CFG_INT_WITH_SCALE( wxT( "ModuleTextSizeThickness" ),
|
|
|
|
&m_ModuleTextWidth,
|
2015-03-02 15:59:03 +00:00
|
|
|
Millimeter2iu( DEFAULT_GR_MODULE_THICKNESS ), 1, TEXTS_MAX_WIDTH,
|
2012-10-17 10:57:21 +00:00
|
|
|
NULL, MM_PER_IU ) );
|
|
|
|
|
|
|
|
aResult->push_back( new PARAM_CFG_INT_WITH_SCALE( wxT( "SolderMaskClearance" ),
|
|
|
|
&m_SolderMaskMargin,
|
2015-03-02 15:59:03 +00:00
|
|
|
Millimeter2iu( DEFAULT_SOLDERMASK_CLEARANCE ), 0, Millimeter2iu( 1.0 ),
|
2012-10-17 10:57:21 +00:00
|
|
|
NULL, MM_PER_IU ) );
|
|
|
|
|
2012-11-05 20:20:34 +00:00
|
|
|
aResult->push_back( new PARAM_CFG_INT_WITH_SCALE( wxT( "SolderMaskMinWidth" ),
|
|
|
|
&m_SolderMaskMinWidth,
|
2015-03-02 15:59:03 +00:00
|
|
|
Millimeter2iu( DEFAULT_SOLDERMASK_MIN_WIDTH ), 0, Millimeter2iu( 0.5 ),
|
2012-11-05 20:20:34 +00:00
|
|
|
NULL, MM_PER_IU ) );
|
|
|
|
|
2012-10-17 10:57:21 +00:00
|
|
|
aResult->push_back( new PARAM_CFG_INT_WITH_SCALE( wxT( "DrawSegmentWidth" ),
|
|
|
|
&m_DrawSegmentWidth,
|
2015-03-02 15:59:03 +00:00
|
|
|
Millimeter2iu( DEFAULT_GRAPHIC_THICKNESS ),
|
2012-10-17 10:57:21 +00:00
|
|
|
Millimeter2iu( 0.01 ), Millimeter2iu( 5.0 ),
|
|
|
|
NULL, MM_PER_IU ) );
|
|
|
|
|
|
|
|
aResult->push_back( new PARAM_CFG_INT_WITH_SCALE( wxT( "BoardOutlineThickness" ),
|
|
|
|
&m_EdgeSegmentWidth,
|
2015-03-02 15:59:03 +00:00
|
|
|
Millimeter2iu( DEFAULT_PCB_EDGE_THICKNESS ),
|
2012-10-17 10:57:21 +00:00
|
|
|
Millimeter2iu( 0.01 ), Millimeter2iu( 5.0 ),
|
|
|
|
NULL, MM_PER_IU ) );
|
|
|
|
|
|
|
|
aResult->push_back( new PARAM_CFG_INT_WITH_SCALE( wxT( "ModuleOutlineThickness" ),
|
|
|
|
&m_ModuleSegmentWidth,
|
2015-03-02 15:59:03 +00:00
|
|
|
Millimeter2iu( DEFAULT_GR_MODULE_THICKNESS ),
|
2012-10-17 10:57:21 +00:00
|
|
|
Millimeter2iu( 0.01 ), Millimeter2iu( 5.0 ),
|
|
|
|
NULL, MM_PER_IU ) );
|
2012-02-19 04:02:19 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
|
2014-05-13 09:22:51 +00:00
|
|
|
bool BOARD_DESIGN_SETTINGS::SetCurrentNetClass( const wxString& aNetClassName )
|
|
|
|
{
|
2014-05-20 09:29:37 +00:00
|
|
|
NETCLASSPTR netClass = m_NetClasses.Find( aNetClassName );
|
|
|
|
bool lists_sizes_modified = false;
|
2014-05-13 09:22:51 +00:00
|
|
|
|
|
|
|
// if not found (should not happen) use the default
|
|
|
|
if( netClass == NULL )
|
|
|
|
netClass = m_NetClasses.GetDefault();
|
|
|
|
|
|
|
|
m_currentNetClassName = netClass->GetName();
|
|
|
|
|
|
|
|
// Initialize others values:
|
|
|
|
if( m_ViasDimensionsList.size() == 0 )
|
|
|
|
{
|
|
|
|
VIA_DIMENSION viadim;
|
|
|
|
lists_sizes_modified = true;
|
|
|
|
m_ViasDimensionsList.push_back( viadim );
|
|
|
|
}
|
|
|
|
|
|
|
|
if( m_TrackWidthList.size() == 0 )
|
|
|
|
{
|
|
|
|
lists_sizes_modified = true;
|
|
|
|
m_TrackWidthList.push_back( 0 );
|
|
|
|
}
|
|
|
|
|
|
|
|
/* note the m_ViasDimensionsList[0] and m_TrackWidthList[0] values
|
|
|
|
* are always the Netclass values
|
|
|
|
*/
|
|
|
|
if( m_ViasDimensionsList[0].m_Diameter != netClass->GetViaDiameter() )
|
|
|
|
lists_sizes_modified = true;
|
|
|
|
|
|
|
|
m_ViasDimensionsList[0].m_Diameter = netClass->GetViaDiameter();
|
|
|
|
|
|
|
|
if( m_TrackWidthList[0] != netClass->GetTrackWidth() )
|
|
|
|
lists_sizes_modified = true;
|
|
|
|
|
|
|
|
m_TrackWidthList[0] = netClass->GetTrackWidth();
|
|
|
|
|
|
|
|
if( GetViaSizeIndex() >= m_ViasDimensionsList.size() )
|
|
|
|
SetViaSizeIndex( m_ViasDimensionsList.size() );
|
|
|
|
|
|
|
|
if( GetTrackWidthIndex() >= m_TrackWidthList.size() )
|
|
|
|
SetTrackWidthIndex( m_TrackWidthList.size() );
|
|
|
|
|
|
|
|
return lists_sizes_modified;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
int BOARD_DESIGN_SETTINGS::GetBiggestClearanceValue()
|
|
|
|
{
|
|
|
|
int clearance = m_NetClasses.GetDefault()->GetClearance();
|
|
|
|
|
|
|
|
//Read list of Net Classes
|
2015-02-22 09:39:58 +00:00
|
|
|
for( NETCLASSES::const_iterator nc = m_NetClasses.begin(); nc != m_NetClasses.end(); ++nc )
|
2014-05-13 09:22:51 +00:00
|
|
|
{
|
2014-05-20 09:29:37 +00:00
|
|
|
NETCLASSPTR netclass = nc->second;
|
2014-05-13 09:22:51 +00:00
|
|
|
clearance = std::max( clearance, netclass->GetClearance() );
|
|
|
|
}
|
|
|
|
|
|
|
|
return clearance;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
int BOARD_DESIGN_SETTINGS::GetSmallestClearanceValue()
|
|
|
|
{
|
|
|
|
int clearance = m_NetClasses.GetDefault()->GetClearance();
|
|
|
|
|
|
|
|
//Read list of Net Classes
|
2015-02-22 09:39:58 +00:00
|
|
|
for( NETCLASSES::const_iterator nc = m_NetClasses.begin(); nc != m_NetClasses.end(); ++nc )
|
2014-05-13 09:22:51 +00:00
|
|
|
{
|
2014-05-20 09:29:37 +00:00
|
|
|
NETCLASSPTR netclass = nc->second;
|
2014-05-13 09:22:51 +00:00
|
|
|
clearance = std::min( clearance, netclass->GetClearance() );
|
|
|
|
}
|
|
|
|
|
|
|
|
return clearance;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
int BOARD_DESIGN_SETTINGS::GetCurrentMicroViaSize()
|
|
|
|
{
|
2014-05-20 09:29:37 +00:00
|
|
|
NETCLASSPTR netclass = m_NetClasses.Find( m_currentNetClassName );
|
2014-05-13 09:22:51 +00:00
|
|
|
|
|
|
|
return netclass->GetuViaDiameter();
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
int BOARD_DESIGN_SETTINGS::GetCurrentMicroViaDrill()
|
|
|
|
{
|
2014-05-20 09:29:37 +00:00
|
|
|
NETCLASSPTR netclass = m_NetClasses.Find( m_currentNetClassName );
|
2014-05-13 09:22:51 +00:00
|
|
|
|
|
|
|
return netclass->GetuViaDrill();
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2014-05-13 09:22:51 +00:00
|
|
|
void BOARD_DESIGN_SETTINGS::SetViaSizeIndex( unsigned aIndex )
|
|
|
|
{
|
|
|
|
if( aIndex >= m_ViasDimensionsList.size() )
|
|
|
|
m_viaSizeIndex = m_ViasDimensionsList.size();
|
|
|
|
else
|
|
|
|
m_viaSizeIndex = aIndex;
|
2014-06-03 14:09:27 +00:00
|
|
|
|
|
|
|
m_useCustomTrackVia = false;
|
2014-05-13 09:22:51 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
int BOARD_DESIGN_SETTINGS::GetCurrentViaDrill() const
|
|
|
|
{
|
|
|
|
int drill;
|
|
|
|
|
|
|
|
if( m_useCustomTrackVia )
|
|
|
|
drill = m_customViaSize.m_Drill;
|
|
|
|
else
|
|
|
|
drill = m_ViasDimensionsList[m_viaSizeIndex].m_Drill;
|
|
|
|
|
|
|
|
return drill > 0 ? drill : -1;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void BOARD_DESIGN_SETTINGS::SetTrackWidthIndex( unsigned aIndex )
|
|
|
|
{
|
|
|
|
if( aIndex >= m_TrackWidthList.size() )
|
|
|
|
m_trackWidthIndex = m_TrackWidthList.size();
|
|
|
|
else
|
|
|
|
m_trackWidthIndex = aIndex;
|
2014-06-03 14:09:27 +00:00
|
|
|
|
|
|
|
m_useCustomTrackVia = false;
|
2014-05-13 09:22:51 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
|
2011-09-23 13:57:12 +00:00
|
|
|
void BOARD_DESIGN_SETTINGS::SetVisibleAlls()
|
2010-01-27 20:07:50 +00:00
|
|
|
{
|
2014-06-24 16:17:18 +00:00
|
|
|
SetVisibleLayers( LSET().set() );
|
2014-05-13 09:22:51 +00:00
|
|
|
m_visibleElements = -1;
|
2009-10-28 11:48:47 +00:00
|
|
|
}
|
|
|
|
|
2009-11-04 19:08:08 +00:00
|
|
|
|
2014-06-24 16:17:18 +00:00
|
|
|
void BOARD_DESIGN_SETTINGS::SetLayerVisibility( LAYER_ID aLayer, bool aNewState )
|
2009-10-28 11:48:47 +00:00
|
|
|
{
|
2013-04-09 16:00:46 +00:00
|
|
|
if( aNewState && IsLayerEnabled( aLayer ) )
|
2014-06-24 16:17:18 +00:00
|
|
|
m_visibleLayers.set( aLayer, true );
|
2009-10-28 11:48:47 +00:00
|
|
|
else
|
2014-06-24 16:17:18 +00:00
|
|
|
m_visibleLayers.set( aLayer, false );
|
2009-10-28 11:48:47 +00:00
|
|
|
}
|
|
|
|
|
2009-11-04 19:08:08 +00:00
|
|
|
|
2010-01-31 20:01:46 +00:00
|
|
|
void BOARD_DESIGN_SETTINGS::SetElementVisibility( int aElementCategory, bool aNewState )
|
2009-10-28 11:48:47 +00:00
|
|
|
{
|
2010-01-29 20:36:12 +00:00
|
|
|
if( aElementCategory < 0 || aElementCategory >= END_PCB_VISIBLE_LIST )
|
2009-10-28 11:48:47 +00:00
|
|
|
return;
|
2011-09-23 13:57:12 +00:00
|
|
|
|
2009-10-28 11:48:47 +00:00
|
|
|
if( aNewState )
|
2014-05-13 09:22:51 +00:00
|
|
|
m_visibleElements |= 1 << aElementCategory;
|
2009-10-28 11:48:47 +00:00
|
|
|
else
|
2014-05-13 09:22:51 +00:00
|
|
|
m_visibleElements &= ~( 1 << aElementCategory );
|
2009-10-28 11:48:47 +00:00
|
|
|
}
|
2009-11-04 19:08:08 +00:00
|
|
|
|
|
|
|
|
2010-01-31 20:01:46 +00:00
|
|
|
void BOARD_DESIGN_SETTINGS::SetCopperLayerCount( int aNewLayerCount )
|
2009-10-28 11:48:47 +00:00
|
|
|
{
|
2010-01-21 07:41:30 +00:00
|
|
|
// if( aNewLayerCount < 2 ) aNewLayerCount = 2;
|
|
|
|
|
2014-05-13 09:22:51 +00:00
|
|
|
m_copperLayerCount = aNewLayerCount;
|
2009-11-04 19:08:08 +00:00
|
|
|
|
2009-10-28 11:48:47 +00:00
|
|
|
// ensure consistency with the m_EnabledLayers member
|
2014-06-24 16:17:18 +00:00
|
|
|
#if 0
|
|
|
|
// was:
|
2014-05-13 09:22:51 +00:00
|
|
|
m_enabledLayers &= ~ALL_CU_LAYERS;
|
|
|
|
m_enabledLayers |= LAYER_BACK;
|
2009-12-07 03:46:13 +00:00
|
|
|
|
2014-05-13 09:22:51 +00:00
|
|
|
if( m_copperLayerCount > 1 )
|
|
|
|
m_enabledLayers |= LAYER_FRONT;
|
2009-12-07 03:46:13 +00:00
|
|
|
|
2013-03-31 13:27:46 +00:00
|
|
|
for( LAYER_NUM ii = LAYER_N_2; ii < aNewLayerCount - 1; ++ii )
|
2014-06-24 16:17:18 +00:00
|
|
|
m_enabledLayers |= GetLayerSet( ii );
|
|
|
|
#else
|
2014-06-30 15:46:47 +00:00
|
|
|
// Update only enabled copper layers mask
|
|
|
|
m_enabledLayers &= ~LSET::AllCuMask();
|
|
|
|
m_enabledLayers |= LSET::AllCuMask( aNewLayerCount );
|
2014-06-24 16:17:18 +00:00
|
|
|
#endif
|
2009-10-28 11:48:47 +00:00
|
|
|
}
|
2009-12-07 03:46:13 +00:00
|
|
|
|
2011-09-23 13:57:12 +00:00
|
|
|
|
2014-06-24 16:17:18 +00:00
|
|
|
void BOARD_DESIGN_SETTINGS::SetEnabledLayers( LSET aMask )
|
2009-12-21 12:05:36 +00:00
|
|
|
{
|
2010-01-21 07:41:30 +00:00
|
|
|
// Back and front layers are always enabled.
|
2014-06-24 16:17:18 +00:00
|
|
|
aMask.set( B_Cu ).set( F_Cu );
|
2010-01-21 07:41:30 +00:00
|
|
|
|
2014-05-13 09:22:51 +00:00
|
|
|
m_enabledLayers = aMask;
|
2009-12-21 12:05:36 +00:00
|
|
|
|
2010-01-21 07:41:30 +00:00
|
|
|
// A disabled layer cannot be visible
|
2014-05-13 09:22:51 +00:00
|
|
|
m_visibleLayers &= aMask;
|
2009-12-21 12:05:36 +00:00
|
|
|
|
2010-01-21 07:41:30 +00:00
|
|
|
// update m_CopperLayerCount to ensure its consistency with m_EnabledLayers
|
2014-06-24 16:17:18 +00:00
|
|
|
m_copperLayerCount = ( aMask & LSET::AllCuMask() ).count();
|
2009-12-21 12:05:36 +00:00
|
|
|
}
|
2014-02-07 19:54:58 +00:00
|
|
|
|
|
|
|
|
|
|
|
#ifndef NDEBUG
|
2014-03-06 09:43:40 +00:00
|
|
|
struct list_size_check {
|
|
|
|
list_size_check()
|
2014-02-07 19:54:58 +00:00
|
|
|
{
|
|
|
|
// Int (the type used for saving visibility settings) is only 32 bits guaranteed,
|
|
|
|
// be sure that we do not cross the limit
|
|
|
|
assert( END_PCB_VISIBLE_LIST <= 32 );
|
|
|
|
};
|
|
|
|
};
|
2014-03-06 09:43:40 +00:00
|
|
|
static list_size_check check;
|
2014-02-07 19:54:58 +00:00
|
|
|
#endif
|