2021-03-07 20:14:25 +00:00
|
|
|
{
|
|
|
|
"board": {
|
|
|
|
"design_settings": {
|
|
|
|
"diff_pair_dimensions": [],
|
|
|
|
"drc_exclusions": [],
|
|
|
|
"track_widths": [],
|
|
|
|
"via_dimensions": []
|
|
|
|
},
|
|
|
|
"layer_presets": []
|
|
|
|
},
|
|
|
|
"boards": [],
|
|
|
|
"cvpcb": {
|
|
|
|
"equivalence_files": []
|
|
|
|
},
|
2021-03-08 07:33:22 +00:00
|
|
|
"erc": {
|
|
|
|
"erc_exclusions": [],
|
|
|
|
"meta": {
|
|
|
|
"version": 0
|
|
|
|
},
|
|
|
|
"pin_map": [
|
|
|
|
[
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
2
|
|
|
|
],
|
|
|
|
[
|
|
|
|
0,
|
|
|
|
2,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2
|
|
|
|
],
|
|
|
|
[
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
2
|
|
|
|
],
|
|
|
|
[
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
1,
|
|
|
|
2,
|
|
|
|
1,
|
|
|
|
1,
|
|
|
|
2
|
|
|
|
],
|
|
|
|
[
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
2
|
|
|
|
],
|
|
|
|
[
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
2
|
|
|
|
],
|
|
|
|
[
|
|
|
|
1,
|
|
|
|
1,
|
|
|
|
1,
|
|
|
|
1,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
1,
|
|
|
|
1,
|
|
|
|
1,
|
|
|
|
1,
|
|
|
|
2
|
|
|
|
],
|
|
|
|
[
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
2
|
|
|
|
],
|
|
|
|
[
|
|
|
|
0,
|
|
|
|
2,
|
|
|
|
1,
|
|
|
|
2,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2
|
|
|
|
],
|
|
|
|
[
|
|
|
|
0,
|
|
|
|
2,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
2,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
2
|
|
|
|
],
|
|
|
|
[
|
|
|
|
0,
|
|
|
|
2,
|
|
|
|
1,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
2,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
2
|
|
|
|
],
|
|
|
|
[
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2
|
|
|
|
]
|
|
|
|
],
|
|
|
|
"rule_severities": {
|
|
|
|
"bus_definition_conflict": "error",
|
|
|
|
"bus_label_syntax": "error",
|
|
|
|
"bus_to_bus_conflict": "error",
|
|
|
|
"bus_to_net_conflict": "error",
|
|
|
|
"different_unit_footprint": "error",
|
|
|
|
"different_unit_net": "error",
|
|
|
|
"duplicate_reference": "error",
|
|
|
|
"duplicate_sheet_names": "error",
|
|
|
|
"extra_units": "error",
|
|
|
|
"global_label_dangling": "warning",
|
|
|
|
"hier_label_mismatch": "error",
|
|
|
|
"label_dangling": "error",
|
|
|
|
"lib_symbol_issues": "warning",
|
|
|
|
"multiple_net_names": "warning",
|
|
|
|
"net_not_bus_member": "warning",
|
|
|
|
"no_connect_connected": "warning",
|
|
|
|
"no_connect_dangling": "warning",
|
|
|
|
"pin_not_connected": "error",
|
|
|
|
"pin_not_driven": "error",
|
|
|
|
"pin_to_pin": "warning",
|
|
|
|
"power_pin_not_driven": "error",
|
|
|
|
"similar_labels": "warning",
|
|
|
|
"unannotated": "error",
|
|
|
|
"unit_value_mismatch": "error",
|
|
|
|
"unresolved_variable": "error",
|
|
|
|
"wire_dangling": "error"
|
|
|
|
}
|
|
|
|
},
|
2021-03-07 20:14:25 +00:00
|
|
|
"libraries": {
|
|
|
|
"pinned_footprint_libs": [],
|
|
|
|
"pinned_symbol_libs": []
|
|
|
|
},
|
|
|
|
"meta": {
|
|
|
|
"filename": "microwave.kicad_pro",
|
|
|
|
"version": 1
|
|
|
|
},
|
|
|
|
"net_settings": {
|
|
|
|
"classes": [
|
|
|
|
{
|
|
|
|
"bus_width": 12.0,
|
|
|
|
"clearance": 0.2,
|
|
|
|
"diff_pair_gap": 0.25,
|
|
|
|
"diff_pair_via_gap": 0.25,
|
|
|
|
"diff_pair_width": 0.2,
|
|
|
|
"line_style": 0,
|
|
|
|
"microvia_diameter": 0.3,
|
|
|
|
"microvia_drill": 0.1,
|
|
|
|
"name": "Default",
|
|
|
|
"pcb_color": "rgba(0, 0, 0, 0.000)",
|
|
|
|
"schematic_color": "rgba(0, 0, 0, 0.000)",
|
|
|
|
"track_width": 0.25,
|
|
|
|
"via_diameter": 0.8,
|
|
|
|
"via_drill": 0.4,
|
|
|
|
"wire_width": 6.0
|
|
|
|
}
|
|
|
|
],
|
|
|
|
"meta": {
|
|
|
|
"version": 0
|
|
|
|
},
|
|
|
|
"net_colors": null
|
|
|
|
},
|
|
|
|
"pcbnew": {
|
|
|
|
"last_paths": {
|
|
|
|
"gencad": "",
|
|
|
|
"idf": "",
|
|
|
|
"netlist": "",
|
|
|
|
"specctra_dsn": "",
|
|
|
|
"step": "",
|
|
|
|
"vrml": ""
|
|
|
|
},
|
|
|
|
"page_layout_descr_file": ""
|
|
|
|
},
|
|
|
|
"schematic": {
|
2021-03-08 07:33:22 +00:00
|
|
|
"drawing": {
|
|
|
|
"default_bus_thickness": 12.0,
|
|
|
|
"default_junction_size": 40.0,
|
|
|
|
"default_line_thickness": 6.0,
|
|
|
|
"default_text_size": 50.0,
|
|
|
|
"default_wire_thickness": 6.0,
|
|
|
|
"field_names": [],
|
|
|
|
"intersheets_ref_prefix": "",
|
|
|
|
"intersheets_ref_short": false,
|
|
|
|
"intersheets_ref_show": false,
|
|
|
|
"intersheets_ref_suffix": "",
|
|
|
|
"junction_size_choice": 3,
|
|
|
|
"pin_symbol_size": 25.0,
|
|
|
|
"text_offset_ratio": 0.3
|
|
|
|
},
|
2021-03-07 20:14:25 +00:00
|
|
|
"legacy_lib_dir": "",
|
2021-03-08 07:33:22 +00:00
|
|
|
"legacy_lib_list": [],
|
|
|
|
"meta": {
|
|
|
|
"version": 0
|
|
|
|
},
|
|
|
|
"net_format_name": "",
|
|
|
|
"page_layout_descr_file": "",
|
|
|
|
"plot_directory": "",
|
|
|
|
"spice_adjust_passive_values": false,
|
|
|
|
"spice_external_command": "spice \"%I\"",
|
|
|
|
"subpart_first_id": 65,
|
|
|
|
"subpart_id_separator": 0
|
2021-03-07 20:14:25 +00:00
|
|
|
},
|
|
|
|
"sheets": [],
|
|
|
|
"text_variables": {}
|
|
|
|
}
|