haskal
/
kicad
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
kicad/demos/pic_programmer/pic_programmer.pro

44 lines
646 B
Prolog
Raw Normal View History

bitmap2component minor enhancements
2010-06-25 19:02:39 +00:00
update=24/06/2010 21:06:23
Use bin/plugins/ as install path for bitmap2component instead of bin/
2010-06-12 07:24:14 +00:00
last_client=pcbnew
[general]
version=1
RootSch=pic_programmer.sch
BoardNm=pic_programmer.brd
[cvpcb]
version=1
NetITyp=0
NetIExt=.net
PkgIExt=.pkg
NetType=0
[cvpcb/libraries]
EquName1=devcms
[common]
NetDir=
[pcbnew]
version=1
PadDrlX=320
++eeschema: In netlist generation, changed the rule to calculate netnames of nets with labels: Previously, named nets (i.e. nets with local, hierarchical or global labels) have their name defined by the first label found in list. So net names could be changed without really changing the schematic. Now the names are calculated from the rules (by priority order) : 1 - use the most top level labels in hierarchies. 2 - use global labels first, local labels next (hidden power pins names are global labels). 3 - use alphabetic sort (so, if GND and AGND are connected, the net will be always named AGND, and adding a VSS connection cannot change the net name) So power nets and nets that have more than one label cannot have their netname changed if there is no actual change relative to these nets names in schematic
2010-06-23 17:00:12 +00:00
PadDimH=620
PadDimV=1100
Use bin/plugins/ as install path for bitmap2component instead of bin/
2010-06-12 07:24:14 +00:00
BoardThickness=630
SgPcb45=1
TxtPcbV=800
TxtPcbH=600
TxtModV=600
TxtModH=600
TxtModW=120
VEgarde=100
DrawLar=150
EdgeLar=150
TxtLar=120
MSegLar=150
LastNetListRead=
[pcbnew/libraries]
LibDir=
LibName1=supports
LibName2=connect
LibName3=discret
LibName4=pin_array
LibName5=divers
LibName6=libcms
LibName7=display