Sim: Fix writing inferred model for tlines
This commit is contained in:
parent
b058ef2d87
commit
80c426f577
|
@ -70,9 +70,7 @@ std::string SPICE_GENERATOR_TLINE::ModelLine( const SPICE_ITEM& aItem ) const
|
||||||
|
|
||||||
|
|
||||||
SIM_MODEL_TLINE::SIM_MODEL_TLINE( TYPE aType ) :
|
SIM_MODEL_TLINE::SIM_MODEL_TLINE( TYPE aType ) :
|
||||||
SIM_MODEL( aType,
|
SIM_MODEL( aType, std::make_unique<SPICE_GENERATOR_TLINE>( *this ) )
|
||||||
std::make_unique<SPICE_GENERATOR_TLINE>( *this ) ),
|
|
||||||
m_isInferred( false )
|
|
||||||
{
|
{
|
||||||
static std::vector<PARAM::INFO> z0 = makeZ0ParamInfos();
|
static std::vector<PARAM::INFO> z0 = makeZ0ParamInfos();
|
||||||
static std::vector<PARAM::INFO> rlgc = makeRlgcParamInfos();
|
static std::vector<PARAM::INFO> rlgc = makeRlgcParamInfos();
|
||||||
|
@ -100,7 +98,7 @@ void SIM_MODEL_TLINE::WriteDataSchFields( std::vector<SCH_FIELD>& aFields ) cons
|
||||||
{
|
{
|
||||||
SIM_MODEL::WriteDataSchFields( aFields );
|
SIM_MODEL::WriteDataSchFields( aFields );
|
||||||
|
|
||||||
if( m_isInferred )
|
if( IsInferred() )
|
||||||
inferredWriteDataFields( aFields );
|
inferredWriteDataFields( aFields );
|
||||||
}
|
}
|
||||||
|
|
||||||
|
@ -109,7 +107,7 @@ void SIM_MODEL_TLINE::WriteDataLibFields( std::vector<LIB_FIELD>& aFields ) cons
|
||||||
{
|
{
|
||||||
SIM_MODEL::WriteDataLibFields( aFields );
|
SIM_MODEL::WriteDataLibFields( aFields );
|
||||||
|
|
||||||
if( m_isInferred )
|
if( IsInferred() )
|
||||||
inferredWriteDataFields( aFields );
|
inferredWriteDataFields( aFields );
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
|
@ -54,8 +54,6 @@ private:
|
||||||
|
|
||||||
static std::vector<PARAM::INFO> makeZ0ParamInfos();
|
static std::vector<PARAM::INFO> makeZ0ParamInfos();
|
||||||
static std::vector<PARAM::INFO> makeRlgcParamInfos();
|
static std::vector<PARAM::INFO> makeRlgcParamInfos();
|
||||||
|
|
||||||
bool m_isInferred;
|
|
||||||
};
|
};
|
||||||
|
|
||||||
#endif // SIM_MODEL_TLINE_H
|
#endif // SIM_MODEL_TLINE_H
|
||||||
|
|
Loading…
Reference in New Issue