haskal
/
kicad
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

PCB_ARCS in zones: increase clearance to avoid DRC issues. This is a workaround, 

but arcs in tracks are still not fully fixed.
The clearance is increased by only 4 microns, that should not create issues.
This commit is contained in:
jean-pierre charras 2021-06-25 19:45:15 +02:00
parent 15a094c647
commit 83b549741d
1 changed files with 8 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
pcbnew/zone_filler.cpp
View File

@ -2,7 +2,7 @@
* This program source code file is part of KiCad, a free EDA CAD application. * This program source code file is part of KiCad, a free EDA CAD application.
* *
* Copyright (C) 2014-2017 CERN * Copyright (C) 2014-2017 CERN
* Copyright (C) 2014-2020 KiCad Developers, see AUTHORS.txt for contributors. * Copyright (C) 2014-2021 KiCad Developers, see AUTHORS.txt for contributors.
* @author Tomasz Włostowski <tomasz.wlostowski@cern.ch> * @author Tomasz Włostowski <tomasz.wlostowski@cern.ch>
* *
* This program is free software: you can redistribute it and/or modify it * This program is free software: you can redistribute it and/or modify it
@ -768,6 +768,13 @@ void ZONE_FILLER::buildCopperItemClearances( const ZONE* aZone, PCB_LAYER_ID aLa
} }
else else
{ {
// Gives more clearance to arcs (the arc to area conv is not perfect)
// extra_margin is not enought here
// This is a workaround, that can be removed when (if?) the arcs
// issues are fixed
if( aTrack->Type() == PCB_ARC_T )
gap += Millimeter2iu( 0.004 );
aTrack->TransformShapeWithClearanceToPolygon( aHoles, aLayer, gap, aTrack->TransformShapeWithClearanceToPolygon( aHoles, aLayer, gap,
m_maxError, ERROR_OUTSIDE ); m_maxError, ERROR_OUTSIDE );
} }