haskal
/
kicad
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Translated using Weblate (Korean) 

Currently translated at 99.7% (7682 of 7700 strings)

Translation: KiCad EDA/master source
Translate-URL: https://hosted.weblate.org/projects/kicad/master-source/ko/
This commit is contained in:
김랑기 2022-08-20 02:34:18 +00:00 committed by Hosted Weblate
parent 052910240d
commit a6158585ad
No known key found for this signature in database
GPG Key ID: A3FAAA06E6569B4C
1 changed files with 18 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

29
translation/pofiles/ko.po
View File

@ -27,8 +27,8 @@ msgstr ""
"Project-Id-Version: kicad\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2022-08-02 08:53-0700\n"
"PO-Revision-Date: 2022-08-20 02:03+0000\n"
"Last-Translator: YunJiSang <js_7744@naver.com>\n"
"PO-Revision-Date: 2022-08-20 02:37+0000\n"
"Last-Translator: 김랑기 <korearf@gmail.com>\n"
"Language-Team: Korean <https://hosted.weblate.org/projects/kicad/"
"master-source/ko/>\n"
"Language: ko\n"
@ -29481,7 +29481,6 @@ msgid "Check rule syntax"
msgstr "규칙 문법을 체크"
#: pcbnew/dialogs/panel_setup_rules_help_md.h:2
#, fuzzy
msgid ""
"### Top-level Clauses\n"
"\n"
@ -29797,7 +29796,8 @@ msgstr ""
"### 제약 형식\n"
"\n"
" * annular\\_width\n"
" * clearance\n"
" * clearance\\ \n"
" * connection\\_width\n"
" * courtyard_clearance\n"
" * diff\\_pair\\_gap\n"
" * diff\\_pair\\_uncoupled\n"
@ -29820,9 +29820,9 @@ msgstr ""
" * via\\_diameter\n"
" * zone\\_connection\n"
"\n"
"참고: `clearance` 및 `hole_clearance` 규칙은 동일한 네트의 항목에 대해 실행되"
"지 않습니다. 'mechanical_clearance' 및 'mechanical_hole_clearance' 규칙이 있"
"습니다..\n"
"참고: `clearance` 및 `hole_clearance` 규칙은 동일한 네트의 항목에 대해 "
"실행되지 않습니다; 'physical_clearance' 및 'physical_hole_clearance' 규칙이 "
"있습니다.\n"
"<br>\n"
"\n"
"### 개체 형식\n"
@ -29970,13 +29970,13 @@ msgstr ""
"\n"
" (rule \"Distance between Vias of Different Nets\"\n"
" (constraint hole_to_hole (min 0.254mm))\n"
" (condition \"A.Type == 'Via' && B.Type == 'Via' && A.Net != B.Net"
"\"))\n"
" (condition \"A.Type == 'Via' && B.Type == 'Via' && A.Net != B.Net\"))"
"\n"
"\n"
" (rule \"Clearance between Pads of Different Nets\"\n"
" (constraint clearance (min 3.0mm))\n"
" (condition \"A.Type == 'Pad' && B.Type == 'Pad' && A.Net != B.Net"
"\"))\n"
" (condition \"A.Type == 'Pad' && B.Type == 'Pad' && A.Net != B.Net\"))"
"\n"
"\n"
"\n"
" (rule \"Via Hole to Track Clearance\"\n"
@ -30050,6 +30050,13 @@ msgstr ""
" (layer \"F.Courtyard\")\n"
" (constraint physical_clearance (min 3mm))\n"
" (condition \"B.Layer == 'Edge.Cuts'\"))\n"
"\n"
"\n"
" # 통전 용량 점검\n"
" (rule high-current\n"
" (constraint track_width (min 1.0mm))\n"
" (constraint connection_width (min 0.8mm))\n"
" (condition \"A.NetClass == 'Power'\"))"
#: pcbnew/dialogs/panel_setup_text_and_graphics_base.cpp:72
msgid "Default properties for new dimension objects:"