315 lines
9.8 KiB
C++
315 lines
9.8 KiB
C++
/*
|
|
* This program source code file is part of KiCad, a free EDA CAD application.
|
|
*
|
|
* Copyright (C) 2015 Jean-Pierre Charras, jean-pierre.charras@ujf-grenoble.fr
|
|
* Copyright (C) 2012 SoftPLC Corporation, Dick Hollenbeck <dick@softplc.com>
|
|
* Copyright (C) 2012 Wayne Stambaugh <stambaughw@verizon.net>
|
|
* Copyright (C) 1992-2015 KiCad Developers, see AUTHORS.txt for contributors.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version 2
|
|
* of the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, you may find one here:
|
|
* http://www.gnu.org/licenses/old-licenses/gpl-2.0.html
|
|
* or you may search the http://www.gnu.org website for the version 2 license,
|
|
* or you may write to the Free Software Foundation, Inc.,
|
|
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA
|
|
*/
|
|
|
|
/**
|
|
* @file editrack-part2.cpp
|
|
*/
|
|
|
|
|
|
#include <fctsys.h>
|
|
#include <gr_basic.h>
|
|
#include <class_drawpanel.h>
|
|
#include <confirm.h>
|
|
#include <wxPcbStruct.h>
|
|
|
|
#include <class_board.h>
|
|
#include <class_module.h>
|
|
#include <class_track.h>
|
|
#include <class_marker_pcb.h>
|
|
|
|
#include <pcbnew.h>
|
|
#include <drc_stuff.h>
|
|
|
|
|
|
bool PCB_EDIT_FRAME::Other_Layer_Route( TRACK* aTrack, wxDC* DC )
|
|
{
|
|
unsigned itmp;
|
|
|
|
if( aTrack == NULL )
|
|
{
|
|
if( GetActiveLayer() != GetScreen()->m_Route_Layer_TOP )
|
|
SetActiveLayer( GetScreen()->m_Route_Layer_TOP );
|
|
else
|
|
SetActiveLayer( GetScreen()->m_Route_Layer_BOTTOM );
|
|
|
|
UpdateStatusBar();
|
|
return true;
|
|
}
|
|
|
|
// Avoid more than one via on the current location:
|
|
if( GetBoard()->GetViaByPosition( g_CurrentTrackSegment->GetEnd(),
|
|
g_CurrentTrackSegment->GetLayer() ) )
|
|
return false;
|
|
|
|
for( TRACK* segm = g_FirstTrackSegment; segm; segm = segm->Next() )
|
|
{
|
|
if( segm->Type() == PCB_VIA_T && g_CurrentTrackSegment->GetEnd() == segm->GetStart() )
|
|
return false;
|
|
}
|
|
|
|
// Is the current segment Ok (no DRC error) ?
|
|
if( g_Drc_On )
|
|
{
|
|
if( BAD_DRC==m_drc->Drc( g_CurrentTrackSegment, GetBoard()->m_Track ) )
|
|
// DRC error, the change layer is not made
|
|
return false;
|
|
|
|
// Handle 2 segments.
|
|
if( g_TwoSegmentTrackBuild && g_CurrentTrackSegment->Back() )
|
|
{
|
|
if( BAD_DRC == m_drc->Drc( g_CurrentTrackSegment->Back(), GetBoard()->m_Track ) )
|
|
return false;
|
|
}
|
|
}
|
|
|
|
/* Save current state before placing a via.
|
|
* If the via cannot be placed this current state will be reused
|
|
*/
|
|
itmp = g_CurrentTrackList.GetCount();
|
|
Begin_Route( g_CurrentTrackSegment, DC );
|
|
|
|
m_canvas->CallMouseCapture( DC, wxDefaultPosition, false );
|
|
|
|
// create the via
|
|
VIA* via = new VIA( GetBoard() );
|
|
via->SetFlags( IS_NEW );
|
|
via->SetViaType( GetDesignSettings().m_CurrentViaType );
|
|
via->SetNetCode( GetBoard()->GetHighLightNetCode() );
|
|
via->SetPosition( g_CurrentTrackSegment->GetEnd() );
|
|
|
|
// for microvias, the size and hole will be changed later.
|
|
via->SetWidth( GetDesignSettings().GetCurrentViaSize());
|
|
via->SetDrill( GetDesignSettings().GetCurrentViaDrill() );
|
|
|
|
// Usual via is from copper to component.
|
|
// layer pair is B_Cu and F_Cu.
|
|
via->SetLayerPair( B_Cu, F_Cu );
|
|
|
|
PCB_LAYER_ID first_layer = GetActiveLayer();
|
|
PCB_LAYER_ID last_layer;
|
|
|
|
// prepare switch to new active layer:
|
|
if( first_layer != GetScreen()->m_Route_Layer_TOP )
|
|
last_layer = GetScreen()->m_Route_Layer_TOP;
|
|
else
|
|
last_layer = GetScreen()->m_Route_Layer_BOTTOM;
|
|
|
|
// Adjust the actual via layer pair
|
|
switch( via->GetViaType() )
|
|
{
|
|
case VIA_BLIND_BURIED:
|
|
via->SetLayerPair( first_layer, last_layer );
|
|
break;
|
|
|
|
case VIA_MICROVIA: // from external to the near neighbor inner layer
|
|
{
|
|
PCB_LAYER_ID last_inner_layer = ToLAYER_ID( ( GetBoard()->GetCopperLayerCount() - 2 ) );
|
|
|
|
if( first_layer == B_Cu )
|
|
last_layer = last_inner_layer;
|
|
else if( first_layer == F_Cu )
|
|
last_layer = In1_Cu;
|
|
else if( first_layer == last_inner_layer )
|
|
last_layer = B_Cu;
|
|
else if( first_layer == In1_Cu )
|
|
last_layer = F_Cu;
|
|
// else error: will be removed later
|
|
via->SetLayerPair( first_layer, last_layer );
|
|
|
|
// Update diameter and hole size, which where set previously
|
|
// for normal vias
|
|
NETINFO_ITEM* net = via->GetNet();
|
|
via->SetWidth( net->GetMicroViaSize() );
|
|
via->SetDrill( net->GetMicroViaDrillSize() );
|
|
}
|
|
break;
|
|
|
|
default:
|
|
break;
|
|
}
|
|
|
|
if( g_Drc_On && BAD_DRC == m_drc->Drc( via, GetBoard()->m_Track ) )
|
|
{
|
|
// DRC fault: the Via cannot be placed here ...
|
|
delete via;
|
|
|
|
m_canvas->CallMouseCapture( DC, wxDefaultPosition, false );
|
|
|
|
// delete the track(s) added in Begin_Route()
|
|
while( g_CurrentTrackList.GetCount() > itmp )
|
|
{
|
|
Delete_Segment( DC, g_CurrentTrackSegment );
|
|
}
|
|
|
|
SetCurItem( g_CurrentTrackSegment, false );
|
|
|
|
// Refresh DRC diag, erased by previous calls
|
|
if( m_drc->GetCurrentMarker() )
|
|
SetMsgPanel( m_drc->GetCurrentMarker() );
|
|
|
|
return false;
|
|
}
|
|
|
|
SetActiveLayer( last_layer );
|
|
|
|
TRACK* lastNonVia = g_CurrentTrackSegment;
|
|
|
|
/* A new via was created. It was Ok.
|
|
*/
|
|
g_CurrentTrackList.PushBack( via );
|
|
|
|
/* The via is now in linked list and we need a new track segment
|
|
* after the via, starting at via location.
|
|
* it will become the new current segment (from via to the mouse cursor)
|
|
*/
|
|
|
|
TRACK* track = (TRACK*)lastNonVia->Clone();
|
|
|
|
/* the above creates a new segment from the last entered segment, with the
|
|
* current width, flags, netcode, etc... values.
|
|
* layer, start and end point are not correct,
|
|
* and will be modified next
|
|
*/
|
|
|
|
// set the layer to the new value
|
|
track->SetLayer( GetActiveLayer() );
|
|
|
|
/* the start point is the via position and the end point is the cursor
|
|
* which also is on the via (will change when moving mouse)
|
|
*/
|
|
track->SetEnd( via->GetStart() );
|
|
track->SetStart( via->GetStart() );
|
|
|
|
g_CurrentTrackList.PushBack( track );
|
|
|
|
if( g_TwoSegmentTrackBuild )
|
|
{
|
|
// Create a second segment (we must have 2 track segments to adjust)
|
|
g_CurrentTrackList.PushBack( (TRACK*)g_CurrentTrackSegment->Clone() );
|
|
}
|
|
|
|
m_canvas->CallMouseCapture( DC, wxDefaultPosition, false );
|
|
SetMsgPanel( via );
|
|
UpdateStatusBar();
|
|
|
|
return true;
|
|
}
|
|
|
|
|
|
void PCB_EDIT_FRAME::Show_1_Ratsnest( EDA_ITEM* item, wxDC* DC )
|
|
{
|
|
D_PAD* pt_pad = NULL;
|
|
MODULE* Module = NULL;
|
|
|
|
if( GetBoard()->IsElementVisible( LAYER_RATSNEST ) )
|
|
return;
|
|
|
|
if( ( GetBoard()->m_Status_Pcb & LISTE_RATSNEST_ITEM_OK ) == 0 )
|
|
Compile_Ratsnest( DC, true );
|
|
|
|
if( item )
|
|
{
|
|
if( item->Type() == PCB_PAD_T )
|
|
{
|
|
pt_pad = (D_PAD*) item;
|
|
Module = pt_pad->GetParent();
|
|
}
|
|
|
|
if( pt_pad ) // Displaying the ratsnest of the corresponding net.
|
|
{
|
|
SetMsgPanel( pt_pad );
|
|
|
|
for( unsigned ii = 0; ii < GetBoard()->GetRatsnestsCount(); ii++ )
|
|
{
|
|
RATSNEST_ITEM* net = &GetBoard()->m_FullRatsnest[ii];
|
|
|
|
if( net->GetNet() == pt_pad->GetNetCode() )
|
|
{
|
|
if( ( net->m_Status & CH_VISIBLE ) != 0 )
|
|
continue;
|
|
|
|
net->m_Status |= CH_VISIBLE;
|
|
|
|
if( ( net->m_Status & CH_ACTIF ) == 0 )
|
|
continue;
|
|
|
|
net->Draw( m_canvas, DC, GR_XOR, wxPoint( 0, 0 ) );
|
|
}
|
|
}
|
|
}
|
|
else
|
|
{
|
|
if( item->Type() == PCB_MODULE_TEXT_T )
|
|
{
|
|
if( item->GetParent() && ( item->GetParent()->Type() == PCB_MODULE_T ) )
|
|
Module = static_cast<MODULE*>( item->GetParent() );
|
|
}
|
|
else if( item->Type() == PCB_MODULE_T )
|
|
{
|
|
Module = static_cast<MODULE*>( item );
|
|
}
|
|
|
|
if( Module )
|
|
{
|
|
SetMsgPanel( Module );
|
|
pt_pad = Module->Pads();
|
|
|
|
for( ; pt_pad != NULL; pt_pad = pt_pad->Next() )
|
|
{
|
|
for( unsigned ii = 0; ii < GetBoard()->GetRatsnestsCount(); ii++ )
|
|
{
|
|
RATSNEST_ITEM* net = &GetBoard()->m_FullRatsnest[ii];
|
|
|
|
if( ( net->m_PadStart == pt_pad ) || ( net->m_PadEnd == pt_pad ) )
|
|
{
|
|
if( net->m_Status & CH_VISIBLE )
|
|
continue;
|
|
|
|
net->m_Status |= CH_VISIBLE;
|
|
|
|
if( (net->m_Status & CH_ACTIF) == 0 )
|
|
continue;
|
|
|
|
net->Draw( m_canvas, DC, GR_XOR, wxPoint( 0, 0 ) );
|
|
}
|
|
}
|
|
}
|
|
|
|
pt_pad = NULL;
|
|
}
|
|
}
|
|
}
|
|
|
|
// Erase if no pad or module has been selected.
|
|
if( ( pt_pad == NULL ) && ( Module == NULL ) )
|
|
{
|
|
DrawGeneralRatsnest( DC );
|
|
|
|
for( unsigned ii = 0; ii < GetBoard()->GetRatsnestsCount(); ii++ )
|
|
GetBoard()->m_FullRatsnest[ii].m_Status &= ~CH_VISIBLE;
|
|
}
|
|
}
|