208 lines
2.7 KiB
Plaintext
208 lines
2.7 KiB
Plaintext
#
|
|
# This program source code file is part of KiCad, a free EDA CAD application.
|
|
#
|
|
# Copyright (C) 2012 CERN.
|
|
#
|
|
# This program is free software; you can redistribute it and/or
|
|
# modify it under the terms of the GNU General Public License
|
|
# as published by the Free Software Foundation; either version 2
|
|
# of the License, or (at your option) any later version.
|
|
#
|
|
# This program is distributed in the hope that it will be useful,
|
|
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
# GNU General Public License for more details.
|
|
#
|
|
# You should have received a copy of the GNU General Public License
|
|
# along with this program; if not, you may find one here:
|
|
# http://www.gnu.org/licenses/old-licenses/gpl-2.0.html
|
|
# or you may search the http://www.gnu.org website for the version 2 license,
|
|
# or you may write to the Free Software Foundation, Inc.,
|
|
# 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA
|
|
#
|
|
|
|
# These are the keywords for the Pcbnew s-expression file format.
|
|
|
|
add_net
|
|
allowed
|
|
angle
|
|
arc
|
|
arc_segments
|
|
area
|
|
arrow1a
|
|
arrow1b
|
|
arrow2a
|
|
arrow2b
|
|
at
|
|
attr
|
|
autoplace_cost90
|
|
autoplace_cost180
|
|
aux_axis_origin
|
|
blind
|
|
blind_buried_vias_allowed
|
|
bold
|
|
bottom
|
|
center
|
|
chamfer
|
|
circle
|
|
clearance
|
|
comment
|
|
company
|
|
connect
|
|
connect_pads
|
|
copperpour
|
|
crossbar
|
|
date
|
|
descr
|
|
die_length
|
|
dimension
|
|
drawings
|
|
drill
|
|
edge
|
|
edge_width
|
|
effects
|
|
end
|
|
feature1
|
|
feature2
|
|
fill
|
|
fill_segments
|
|
filled_polygon
|
|
fillet
|
|
font
|
|
fp_arc
|
|
fp_circle
|
|
fp_curve
|
|
fp_line
|
|
fp_poly
|
|
fp_text
|
|
full
|
|
general
|
|
grid_origin
|
|
gr_arc
|
|
gr_circle
|
|
gr_curve
|
|
gr_line
|
|
gr_poly
|
|
gr_text
|
|
hatch
|
|
hide
|
|
italic
|
|
justify
|
|
keepout
|
|
kicad_pcb
|
|
last_trace_width
|
|
layer
|
|
layers
|
|
left
|
|
links
|
|
locked
|
|
micro
|
|
min_thickness
|
|
mirror
|
|
mod_edge_width
|
|
mod_text_size
|
|
mod_text_width
|
|
mode
|
|
model
|
|
module
|
|
net
|
|
net_class
|
|
net_name
|
|
nets
|
|
no
|
|
no_connects
|
|
none
|
|
not_allowed
|
|
np_thru_hole
|
|
offset
|
|
oval
|
|
pad
|
|
pads
|
|
pad_drill
|
|
pad_size
|
|
pad_to_mask_clearance
|
|
solder_mask_min_width
|
|
pad_to_paste_clearance
|
|
pad_to_paste_clearance_ratio
|
|
page
|
|
path
|
|
pcb_text_size
|
|
pcb_text_width
|
|
pcbplotparams
|
|
placed
|
|
plus
|
|
polygon
|
|
portrait
|
|
priority
|
|
pts
|
|
radius
|
|
rev
|
|
rect
|
|
rect_delta
|
|
reference
|
|
right
|
|
rotate
|
|
scale
|
|
segment
|
|
segment_width
|
|
setup
|
|
size
|
|
smd
|
|
smoothing
|
|
solder_mask_margin
|
|
solder_paste_margin
|
|
solder_paste_margin_ratio
|
|
solder_paste_ratio
|
|
start
|
|
status
|
|
tags
|
|
target
|
|
title
|
|
title_block
|
|
tedit
|
|
thermal_width
|
|
thermal_gap
|
|
thermal_bridge_width
|
|
thickness
|
|
top
|
|
trace_width
|
|
tracks
|
|
trace_min
|
|
trace_clearance
|
|
trapezoid
|
|
thru
|
|
thru_hole
|
|
thru_hole_only
|
|
tstamp
|
|
user
|
|
user_trace_width
|
|
user_via
|
|
uvia_dia
|
|
uvia_drill
|
|
uvia_min_drill
|
|
uvia_min_size
|
|
uvia_size
|
|
uvias_allowed
|
|
value
|
|
version
|
|
via
|
|
vias
|
|
via_dia
|
|
via_drill
|
|
via_min_drill
|
|
via_min_size
|
|
via_size
|
|
virtual
|
|
visible_elements
|
|
width
|
|
x
|
|
xy
|
|
xyz
|
|
yes
|
|
zone
|
|
zone_45_only
|
|
zone_clearance
|
|
zone_connect
|
|
zone_type
|
|
zones
|