58 lines
1.1 KiB
Plaintext
58 lines
1.1 KiB
Plaintext
{
|
|
"board": {
|
|
"layer_presets": []
|
|
},
|
|
"boards": [],
|
|
"cvpcb": {
|
|
"equivalence_files": []
|
|
},
|
|
"libraries": {
|
|
"pinned_footprint_libs": [],
|
|
"pinned_symbol_libs": []
|
|
},
|
|
"meta": {
|
|
"filename": "complex_hierarchy.kicad_pro",
|
|
"version": 1
|
|
},
|
|
"net_settings": {
|
|
"classes": [
|
|
{
|
|
"bus_width": 12.0,
|
|
"clearance": 0.2,
|
|
"diff_pair_gap": 0.25,
|
|
"diff_pair_via_gap": 0.25,
|
|
"diff_pair_width": 0.2,
|
|
"line_style": 0,
|
|
"microvia_diameter": 0.3,
|
|
"microvia_drill": 0.1,
|
|
"name": "Default",
|
|
"track_width": 0.25,
|
|
"via_diameter": 0.8,
|
|
"via_drill": 0.4,
|
|
"wire_width": 6.0
|
|
}
|
|
],
|
|
"meta": {
|
|
"version": 0
|
|
},
|
|
"net_colors": null
|
|
},
|
|
"pcbnew": {
|
|
"last_paths": {
|
|
"gencad": "",
|
|
"idf": "",
|
|
"netlist": "",
|
|
"specctra_dsn": "",
|
|
"step": "",
|
|
"vmrl": ""
|
|
},
|
|
"page_layout_descr_file": ""
|
|
},
|
|
"schematic": {
|
|
"legacy_lib_dir": "",
|
|
"legacy_lib_list": []
|
|
},
|
|
"sheets": [],
|
|
"text_variables": {}
|
|
}
|