| .. |
|
common
|
QA test: fix a not working test on msys2
|
2021-11-27 09:27:37 +01:00 |
|
common_tools
|
We don't keep a CHANGELOG.TXT
|
2021-10-05 19:46:53 -07:00 |
|
data
|
Change wire width from 5 mils back to 6 mils
|
2021-11-07 14:32:27 +00:00 |
|
drc_proto
|
Fix bug in qa, drc_proto.h (link issue).
|
2021-10-16 10:55:19 +02:00 |
|
eeschema
|
Do not propagate bus entries across buses and wires at the same point
|
2021-11-25 13:36:30 -05:00 |
|
gal/gal_pixel_alignment
|
Rename layer ids file.
|
2021-07-29 16:03:25 +01:00 |
|
gerbview
|
We don't keep a CHANGELOG.TXT
|
2021-10-05 19:46:53 -07:00 |
|
libeval_compiler
|
Kicad has many plugins. This one is for the pcb.
|
2021-11-25 12:56:46 +00:00 |
|
libs
|
Fix SHAPE_LINE_CHAIN::Slice when end is an arc followed by a point
|
2021-11-25 10:05:33 -05:00 |
|
pcb_test_window
|
Remove GITHUB plugins
|
2020-10-29 16:45:04 -07:00 |
|
pcbnew
|
Explicitly build connectivity for board after loading in QA
|
2021-11-26 10:28:21 -05:00 |
|
pcbnew_tools
|
Kicad has many plugins. This one is for the pcb.
|
2021-11-25 12:56:46 +00:00 |
|
pcbnew_utils
|
Kicad has many plugins. This one is for the pcb.
|
2021-11-25 12:56:46 +00:00 |
|
pns
|
Kicad has many plugins. This one is for the pcb.
|
2021-11-25 12:56:46 +00:00 |
|
qa_utils
|
Fix missing rename from ba6ae4fa
|
2021-11-25 11:20:39 -05:00 |
|
resources/linux
|
Fix source comment / documentation typos
|
2021-06-09 19:32:58 +00:00 |
|
testcases
|
pcbnew: Add basic Python unit tests for CONNECTIVITY_DATA
|
2021-10-22 16:00:18 +00:00 |
|
utils/kicad2step
|
We don't keep a CHANGELOG.TXT
|
2021-10-05 19:46:53 -07:00 |
|
CMakeLists.txt
|
qa: fixed building of the P&S debug tool after the changes/refactoring of the 3D viewer code. The tool can now be built
|
2021-06-19 23:21:23 +02:00 |
|
test.py
|
QA: Add build-time option to enable XML output from tests
|
2019-04-18 10:59:06 +01:00 |
7bd2073bc0