15 lines
1.0 KiB
Markdown
15 lines
1.0 KiB
Markdown
|
# xilinx 7-series tools
|
||
|
|
|
||
|
|
WARNING: very poor code quality. expect that you'll probably have to make changes to fit your needs
|
||
|
|
|
||
|
|
- xilbitstream.py - a script that prints the contents of 7-series bitstreams and saves files for
|
||
|
|
any configuration frames found inside. supports either endian, with or without the xilinx
|
||
|
|
header. nominally does not crash on encrypted bitstreams (!!), but of course it can't really
|
||
|
|
make any sense of them either - you'll need the key
|
||
|
|
- xilswap.py - simply swaps endianness of each 32 bit word. nothing too fancy
|
||
|
|
- pcap_dump_tool - a bare metal ARM tool for zynq bitstream readback. it saves the currently loaded
|
||
|
|
bitstream to emmc. it's bare metal because the xilinx linux driver had a bug that prevented it
|
||
|
|
from working correctly. additionally, some low-level steps needed to be taken to ensure the
|
||
|
|
readback was not corrupted. comments explain each step. you will need to adjust the parameters
|
||
|
|
based on the fpga part you have, however. also it needs to be built with the xilinx toolchain
|