sys64738
/
blackmagic
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

lmi: Inhibit SRST on Tiva and add some fault checks.

This commit is contained in:
Gareth McMullin 2017-04-12 15:52:09 +12:00
parent 8e2c2757b4
commit 00183f1a9b
1 changed files with 13 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
src/target/lmi.c
View File

@ -84,6 +84,7 @@ bool lmi_probe(target *t)
t->driver = lmi_driver_str; t->driver = lmi_driver_str;
target_add_ram(t, 0x20000000, 0x10000); target_add_ram(t, 0x20000000, 0x10000);
lmi_add_flash(t, 0x80000); lmi_add_flash(t, 0x80000);
t->target_options |= CORTEXM_TOPT_INHIBIT_SRST;
return true; return true;
} }
return false; return false;
@ -92,6 +93,9 @@ bool lmi_probe(target *t)
int lmi_flash_erase(struct target_flash *f, target_addr addr, size_t len) int lmi_flash_erase(struct target_flash *f, target_addr addr, size_t len)
{ {
target *t = f->t; target *t = f->t;
target_check_error(t);
while(len) { while(len) {
target_mem_write32(t, LMI_FLASH_FMA, addr); target_mem_write32(t, LMI_FLASH_FMA, addr);
target_mem_write32(t, LMI_FLASH_FMC, target_mem_write32(t, LMI_FLASH_FMC,
@ -99,6 +103,9 @@ int lmi_flash_erase(struct target_flash *f, target_addr addr, size_t len)
while (target_mem_read32(t, LMI_FLASH_FMC) & while (target_mem_read32(t, LMI_FLASH_FMC) &
LMI_FLASH_FMC_ERASE); LMI_FLASH_FMC_ERASE);
if (target_check_error(t))
return -1;
len -= BLOCK_SIZE; len -= BLOCK_SIZE;
addr += BLOCK_SIZE; addr += BLOCK_SIZE;
} }
@ -110,9 +117,14 @@ int lmi_flash_write(struct target_flash *f,
{ {
target *t = f->t; target *t = f->t;
target_check_error(t);
target_mem_write(t, SRAM_BASE, lmi_flash_write_stub, target_mem_write(t, SRAM_BASE, lmi_flash_write_stub,
sizeof(lmi_flash_write_stub)); sizeof(lmi_flash_write_stub));
target_mem_write(t, STUB_BUFFER_BASE, src, len); target_mem_write(t, STUB_BUFFER_BASE, src, len);
if (target_check_error(t))
return -1;
return cortexm_run_stub(t, SRAM_BASE, dest, STUB_BUFFER_BASE, len, 0); return cortexm_run_stub(t, SRAM_BASE, dest, STUB_BUFFER_BASE, len, 0);
} }