saleae-logic16: Warn (instead of erroring out) if FPGA is unsupported
Don't exit with an error if the FPGA is detected as unsupported. Just issue a warning with the detected version and continue. I have such a clone and it works with the original Saleae software and with sigrok despite the fact that its FPGA version is 0xff.
This commit is contained in:
parent
ca9f8961e3
commit
108d2ec2c2
|
@ -428,8 +428,7 @@ static int prime_fpga(const struct sr_dev_inst *sdi)
|
||||||
return ret;
|
return ret;
|
||||||
|
|
||||||
if (version != 0x10 && version != 0x13 && version != 0x40 && version != 0x41) {
|
if (version != 0x10 && version != 0x13 && version != 0x40 && version != 0x41) {
|
||||||
sr_err("Unsupported FPGA version: 0x%02x.", version);
|
sr_warn("Unsupported FPGA version: 0x%02x.", version);
|
||||||
return SR_ERR;
|
|
||||||
}
|
}
|
||||||
|
|
||||||
return SR_OK;
|
return SR_OK;
|
||||||
|
|
Loading…
Reference in New Issue