BLAHAJ
/
libsigrok
10
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

demo: Cycle through all available patterns for default analog probes.

This commit is contained in:
Bert Vermeulen 2014-01-21 18:25:50 +01:00
parent 03aa381efb
commit 2b36d6c64e
1 changed files with 7 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
hardware/demo/demo.c
View File

@ -265,7 +265,7 @@ static GSList *scan(GSList *options)
struct sr_config *src; struct sr_config *src;
struct analog_gen *ag; struct analog_gen *ag;
GSList *devices, *l; GSList *devices, *l;
int num_logic_probes, num_analog_probes, i; int num_logic_probes, num_analog_probes, pattern, i;
char probe_name[16]; char probe_name[16];
drvc = di->priv; drvc = di->priv;
@ -322,6 +322,8 @@ static GSList *scan(GSList *options)
sdi->probe_groups = g_slist_append(NULL, pg); sdi->probe_groups = g_slist_append(NULL, pg);
/* Analog probes, probe groups and pattern generators. */ /* Analog probes, probe groups and pattern generators. */
pattern = 0;
for (i = 0; i < num_analog_probes; i++) { for (i = 0; i < num_analog_probes; i++) {
sprintf(probe_name, "A%d", i); sprintf(probe_name, "A%d", i);
if (!(probe = sr_probe_new(i + num_logic_probes, if (!(probe = sr_probe_new(i + num_logic_probes,
@ -343,11 +345,14 @@ static GSList *scan(GSList *options)
ag->packet.mqflags = 0; ag->packet.mqflags = 0;
ag->packet.unit = SR_UNIT_VOLT; ag->packet.unit = SR_UNIT_VOLT;
ag->packet.data = ag->pattern_data; ag->packet.data = ag->pattern_data;
ag->pattern = PATTERN_SINE; ag->pattern = pattern;
pg->priv = ag; pg->priv = ag;
sdi->probe_groups = g_slist_append(sdi->probe_groups, pg); sdi->probe_groups = g_slist_append(sdi->probe_groups, pg);
devc->analog_probe_groups = g_slist_append(devc->analog_probe_groups, pg); devc->analog_probe_groups = g_slist_append(devc->analog_probe_groups, pg);
if (++pattern == ARRAY_SIZE(analog_pattern_str))
pattern = 0;
} }
sdi->priv = devc; sdi->priv = devc;