BLAHAJ
/
libsigrok
10
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

saleae-logic16: Emit debug info of which bitstream is used.

This commit is contained in:
Uwe Hermann 2015-06-11 18:27:43 +02:00
parent c868139629
commit 84ab9da11f
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
src/hardware/saleae-logic16/protocol.c
View File

@ -363,11 +363,14 @@ static int setup_register_mapping(const struct sr_dev_inst *sdi)
if ((ret = read_fpga_register(sdi, 7 /* No mapping */, &reg7)) != SR_OK) if ((ret = read_fpga_register(sdi, 7 /* No mapping */, &reg7)) != SR_OK)
return ret; return ret;
if (reg0 == 0 && reg7 > 0x10) if (reg0 == 0 && reg7 > 0x10) {
sr_info("Original Saleae Logic16 using new bitstream.");
devc->fpga_variant = FPGA_VARIANT_ORIGINAL_NEW_BITSTREAM; devc->fpga_variant = FPGA_VARIANT_ORIGINAL_NEW_BITSTREAM;
else } else {
sr_info("Original Saleae Logic16 using old bitstream.");
devc->fpga_variant = FPGA_VARIANT_ORIGINAL; devc->fpga_variant = FPGA_VARIANT_ORIGINAL;
} }
}
if (devc->fpga_variant == FPGA_VARIANT_ORIGINAL_NEW_BITSTREAM) { if (devc->fpga_variant == FPGA_VARIANT_ORIGINAL_NEW_BITSTREAM) {
devc->fpga_register_map = fpga_register_map_new; devc->fpga_register_map = fpga_register_map_new;