b9cc36296b
demo driver: support time limit
2011-01-17 02:20:52 +01:00
574ce4988a
refuse to set sample limit under 4 (protocol can't handle it)
...
also a bit of whitespace mangling.
2011-01-17 02:18:02 +01:00
b33e7d7058
output_vcd: Emit timestamps as time, not sample num.
2011-01-16 17:55:51 +01:00
08b488b848
output_vcd: Remember samples between packets.
...
Fixes two bugs in vcd output:
1) Waveform did not match original input when viewed in gtkwave.
2) No vcd output when using 1 MHz sampling on Sigma.
2011-01-16 17:34:49 +01:00
88c51afe87
Sigma: Support for decoding partial chunks.
...
Samples are stored in chunks and the last samples do not fill up
a complete chunk. This patch adds support for decoding partial
chunks.
2011-01-16 17:05:14 +01:00
10c471ab13
Fix warnings.
2011-01-16 14:18:26 +01:00
d35aaf0256
demo: Use GIOChannels, makes it work on MinGW.
2011-01-16 14:12:52 +01:00
fbf1ff5d22
clean up output_vcd module
...
use self-expanding strings, better standards conformance
2011-01-16 04:34:45 +01:00
98b8cbc17e
Sigma: Limit number of edge triggers to 1.
...
Actually, Sigma supports 2 rising/falling triggers,
but they are ORed and the current trigger syntax
does not permit ORed triggers.
2011-01-15 20:01:00 +01:00
31facdd3c5
Sigma: Download samples from partial chunks.
2011-01-15 19:20:31 +01:00
ab224f7b61
Initial support for the OLS output format.
...
This is the file format for the OpenBench Logic Sniffer "Alternative" client.
Details: https://github.com/jawi/ols/wiki/OLS-data-file-format
This is work-in-progress.
Currently the number of samples is hardcoded to 10000. Also, this will
require a real logic analyzer as input at the moment, and will not yet
work with the "demo" driver.
2011-01-15 19:05:14 +01:00
9d7ab9ba3b
output_text: Allocate more memory for output
...
The trigger line was forgotten. Allocate 512 bytes extra.
2011-01-15 18:24:01 +01:00
9996570987
Sigma: Move sigma state to device specific struct
...
Thanks to Daniel Ribeiro for contributing this patch. Some
modifications were done.
Not tested on multiple Sigmas, because of lack of hardware.
2011-01-15 17:04:21 +01:00
3aa403e858
output_text: Allocate enough memory for output
2011-01-15 16:12:12 +01:00
858fb11c5e
Drop unused debug.c.
...
Even if we'd use it, it probably belongs into the frontend, not libsigrok.
2011-01-15 15:57:54 +01:00
484760d1a8
Cosmetics.
2011-01-15 15:57:54 +01:00
aa0b6b208e
sigrok-proto.h: Sort the prototypes, fix comments.
2011-01-15 15:57:54 +01:00
1483577eed
Start moving private stuff to sigrok-internal.h.
...
This is work-in-progress, unfinished.
2011-01-15 15:57:54 +01:00
f7606f9b75
fix hex output
2011-01-15 15:25:08 +01:00
c2bd92ec08
Slightly more consistent #include-guard naming.
2011-01-15 14:48:21 +01:00
917e0e71d5
added example code for generating a stored pattern
2011-01-15 14:28:39 +01:00
9be9893eed
Sigma: Check state in hw_closedev
...
If the device is closed without previously running hw_openedev
the driver crashes (happens in cleanup). This patch checks
if the device has been opened.
2011-01-15 14:13:23 +01:00
02440dd88c
demo: Cosmetics, constify.
2011-01-15 13:06:04 +01:00
e15f48c268
cleaned up demo driver
...
removed unused samplerate
added patternmode (random and incremental)
2011-01-15 05:12:41 +01:00
925dbf9f97
add new HWCAP patternmode
2011-01-15 05:11:40 +01:00
63570167d6
Cosmetics for the -D output.
2011-01-15 03:44:19 +01:00
17e1afcb81
Whitespace and consistency fixes.
...
Also, drop a <poll.h> #include. It's unused anyway, and breaks the build
on MinGW/Windows as there is no poll.h there.
2011-01-13 23:52:25 +01:00
9ab95e5408
make output modules a bit more crashproof
...
the event handler in output modules is now optional.
2011-01-13 07:55:35 +01:00
2507648e63
use us instead of µs in periods (VCD can't handle it)
2011-01-13 07:55:35 +01:00
2119ab0364
MinGW/Windows: Serial port portability fixes.
...
Add serial_read()/serial_write() which have different implementations on
MinGW/Windows.
Add some more error code handling and documentation.
2011-01-12 01:09:31 +01:00
ba3d481bb7
add ontinuous mode for demo driver
2011-01-12 00:25:15 +01:00
13a1291350
fully implement input_binary module
2011-01-11 23:59:33 +01:00
78ed642035
code cleanup
2011-01-11 23:59:33 +01:00
a61b0e6a35
configure: Add --enable-demo option.
2011-01-11 22:17:33 +01:00
1fdb75e145
MinGW: Quickfix to make serial.c/ols.c compile.
...
Note: It does NOT actually work, yet, it only compiles!
2011-01-11 01:27:16 +01:00
74b9b43836
cli: support --continuous option for continuous sampling
2011-01-11 00:38:15 +01:00
8a839354c1
Cosmetics, whitespace, consistency fixes.
2011-01-10 23:20:37 +01:00
fc96e6f8c8
demo: Add missing copyright line.
2011-01-10 22:49:38 +01:00
2566bd4884
Merge branch 'master' of git://sigrok.git.sourceforge.net/gitroot/sigrok/sigrok
2011-01-10 15:58:05 -02:00
01cf881494
Add incomplete mso-19 plugin
...
* Both Analog and Logic capture works.
* Analog values are raw ADC, still useless.
* Triggers aren't implemented.
* Pattern Generator not implemented.
* Everything is broken. :)
2011-01-10 15:15:51 -02:00
3677f3ec3f
Add HZ_TO_NS macro
2011-01-10 15:14:26 -02:00
c2616fb9fa
update plugins and cli to use new DF_HEADER
2011-01-10 15:12:38 -02:00
921e753f7e
Support for analog probes
...
Add a field to the probe struct to store the probe type.
Change DF_HEADER to report the quantity of each type of probe.
2011-01-10 15:08:43 -02:00
ac4a2ea45a
serial.c: fix parity != none
...
The flag write was wrong
2011-01-10 15:05:14 -02:00
882e2075bb
finish split of sigrok.h
2011-01-10 13:47:24 +01:00
10509bc2e4
split off prototypes into their own header file
2011-01-10 13:44:11 +01:00
655756e01d
cli: new option to list output modules
2011-01-10 12:39:53 +01:00
43275b4712
Merge branch 'master' of git://sigrok.git.sourceforge.net/gitroot/sigrok/sigrok
2011-01-10 02:36:50 -02:00
9d4bde70fc
Finish serial_set_params implementation
...
Adds the most common baud rates and support bits, parity, stopbits
and flocontrol settings.
2011-01-10 05:35:05 +01:00
e006af1116
Merge branch 'master' of git://sigrok.git.sourceforge.net/gitroot/sigrok/sigrok
2011-01-10 02:28:59 -02:00
Bert Vermeulen
Håvard Espeland
Uwe Hermann
Olivier Fauchon
Daniel Ribeiro