BLAHAJ
/
libsigrok
10
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
libsigrok/src/input
History
Gerhard Sittig 2cb4204c6f input/vcd: fix a divide by zero bug in the analog-only case 
When the input data exclusively contained analog data, then creation of
the submit buffer for logic data caused a division by zero. Fix the
create_feed() routine.
 		2020-10-22 19:29:58 +02:00
..
binary.c input: use common support to send samplerate meta packet 2020-07-24 20:15:40 +02:00
chronovu_la8.c input: use common support to send samplerate meta packet 2020-07-24 20:15:40 +02:00
csv.c input/csv: trim cell content before conversion 2020-10-04 20:00:16 +02:00
feed_queue.c input: introduce helper for buffered submission of sample data 2020-07-24 09:10:27 +02:00
input.c input/saleae: introduce input module for Saleae Logic exported files 2020-07-24 17:21:13 +02:00
logicport.c input: use common support to send samplerate meta packet 2020-07-24 20:15:40 +02:00
null.c input/null: Add a null module that discards all data. 2018-04-19 22:15:54 +02:00
raw_analog.c input: use common support to send samplerate meta packet 2020-07-24 20:15:40 +02:00
saleae.c input/saleae: improve L2D undersampling, do provide sample data 2020-09-02 19:52:44 +02:00
trace32_ad.c input: use common support to send samplerate meta packet 2020-07-24 20:15:40 +02:00
vcd.c input/vcd: fix a divide by zero bug in the analog-only case 2020-10-22 19:29:58 +02:00
wav.c input: use common support to send samplerate meta packet 2020-07-24 20:15:40 +02:00