sha256 core for tiny tapeout 07
Go to file
xenia eebf2d6093
Initial commit
2024-05-21 10:38:25 -04:00
.github/workflows Initial commit 2024-05-21 10:38:25 -04:00
docs Initial commit 2024-05-21 10:38:25 -04:00
src Initial commit 2024-05-21 10:38:25 -04:00
test Initial commit 2024-05-21 10:38:25 -04:00
.gitignore Initial commit 2024-05-21 10:38:25 -04:00
LICENSE Initial commit 2024-05-21 10:38:25 -04:00
README.md Initial commit 2024-05-21 10:38:25 -04:00
info.yaml Initial commit 2024-05-21 10:38:25 -04:00

README.md

Tiny Tapeout Verilog Project Template

What is Tiny Tapeout?

Tiny Tapeout is an educational project that aims to make it easier and cheaper than ever to get your digital and analog designs manufactured on a real chip.

To learn more and get started, visit https://tinytapeout.com.

Set up your Verilog project

  1. Add your Verilog files to the src folder.
  2. Edit the info.yaml and update information about your project, paying special attention to the source_files and top_module properties. If you are upgrading an existing Tiny Tapeout project, check out our online info.yaml migration tool.
  3. Edit docs/info.md and add a description of your project.
  4. Adapt the testbench to your design. See test/README.md for more information.

The GitHub action will automatically build the ASIC files using OpenLane.

Enable GitHub actions to build the results page

Resources

What next?