add README
This commit is contained in:
parent
356d4841b3
commit
f05fe9d9d5
|
@ -0,0 +1,25 @@
|
|||
# mmiogrok
|
||||
|
||||
Collection of Python libraries to parse, generate and convert between several
|
||||
MMIO register definition files.
|
||||
|
||||
#### Parse and generate
|
||||
|
||||
* ARM CMSIS-**SVD** (ARM etc.)
|
||||
* **Device tree** (source/binary, peripheral only, no registers) [*planned*]
|
||||
|
||||
#### Parse only
|
||||
|
||||
* NEC/Renesas **DVF** (78K, RL78, V830/RH830, RX)
|
||||
* Lauterbach TRACE32 **PER** (misc) [*work in progress*]
|
||||
* Atmel/Microchip **ATDF**/ATpack (AVR etc.) [*planned*]
|
||||
* Texas Instruments **DSLite** (MSP430 etc.) [*planned*]
|
||||
|
||||
#### Convert
|
||||
|
||||
* DVF → SVD
|
||||
* PER → SVD [*work in progress*]
|
||||
* ATDF → SVD [*planned*]
|
||||
* DSLite → SVD [*planned*]
|
||||
* SVD → DTS/DTB (peripherals only) [*planned*]
|
||||
* DTS/DTB → SVD (peripherals only) [*planned*]
|
Loading…
Reference in New Issue