SVD parser and generator, DVF/PER/DSLite/... to SVD converter
Go to file
Triss f05fe9d9d5 add README 2022-06-01 17:00:12 +02:00
dvf svd diffing 2022-06-01 16:48:02 +02:00
svd svd diffing 2022-06-01 16:48:02 +02:00
.gitignore stuff 2022-05-30 04:51:20 +02:00
README.md add README 2022-06-01 17:00:12 +02:00
dvf2svd.py add dvf2svd 2022-06-01 16:48:12 +02:00

README.md

mmiogrok

Collection of Python libraries to parse, generate and convert between several MMIO register definition files.

Parse and generate

  • ARM CMSIS-SVD (ARM etc.)
  • Device tree (source/binary, peripheral only, no registers) [planned]

Parse only

  • NEC/Renesas DVF (78K, RL78, V830/RH830, RX)
  • Lauterbach TRACE32 PER (misc) [work in progress]
  • Atmel/Microchip ATDF/ATpack (AVR etc.) [planned]
  • Texas Instruments DSLite (MSP430 etc.) [planned]

Convert

  • DVF → SVD
  • PER → SVD [work in progress]
  • ATDF → SVD [planned]
  • DSLite → SVD [planned]
  • SVD → DTS/DTB (peripherals only) [planned]
  • DTS/DTB → SVD (peripherals only) [planned]