2017-03-22 13:43:10 +00:00
|
|
|
/*
|
|
|
|
* This program source code file is part of KICAD, a free EDA CAD application.
|
|
|
|
*
|
|
|
|
* Copyright (C) 2017 CERN
|
2019-05-17 00:13:21 +00:00
|
|
|
* Copyright (C) 2018-2020 KiCad Developers, see AUTHORS.txt for contributors.
|
2017-03-22 13:43:10 +00:00
|
|
|
* @author Tomasz Wlostowski <tomasz.wlostowski@cern.ch>
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License
|
|
|
|
* as published by the Free Software Foundation; either version 2
|
|
|
|
* of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, you may find one here:
|
|
|
|
* http://www.gnu.org/licenses/old-licenses/gpl-2.0.html
|
|
|
|
* or you may search the http://www.gnu.org website for the version 2 license,
|
|
|
|
* or you may write to the Free Software Foundation, Inc.,
|
|
|
|
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA
|
|
|
|
*/
|
2018-09-20 02:10:12 +00:00
|
|
|
|
2017-03-22 13:43:10 +00:00
|
|
|
#ifdef PROFILE
|
|
|
|
#include <profile.h>
|
|
|
|
#endif
|
|
|
|
|
2018-09-20 02:10:12 +00:00
|
|
|
#include <thread>
|
2018-10-12 12:54:21 +00:00
|
|
|
#include <algorithm>
|
2018-10-25 11:20:12 +00:00
|
|
|
#include <future>
|
2018-09-20 02:10:12 +00:00
|
|
|
|
2018-10-12 06:17:15 +00:00
|
|
|
#include <connectivity/connectivity_data.h>
|
|
|
|
#include <connectivity/connectivity_algo.h>
|
2020-09-25 18:26:58 +00:00
|
|
|
#include <connectivity/from_to_cache.h>
|
|
|
|
|
2020-06-16 18:15:14 +00:00
|
|
|
#include <ratsnest/ratsnest_data.h>
|
2021-08-02 21:41:59 +00:00
|
|
|
#include <trigo.h>
|
2017-03-22 13:43:10 +00:00
|
|
|
|
|
|
|
CONNECTIVITY_DATA::CONNECTIVITY_DATA()
|
|
|
|
{
|
|
|
|
m_connAlgo.reset( new CN_CONNECTIVITY_ALGO );
|
2018-01-06 05:02:28 +00:00
|
|
|
m_progressReporter = nullptr;
|
2020-09-25 18:26:58 +00:00
|
|
|
m_fromToCache.reset( new FROM_TO_CACHE );
|
2017-03-22 13:43:10 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
|
2020-06-23 03:35:34 +00:00
|
|
|
CONNECTIVITY_DATA::CONNECTIVITY_DATA( const std::vector<BOARD_ITEM*>& aItems, bool aSkipRatsnest )
|
|
|
|
: m_skipRatsnest( aSkipRatsnest )
|
2018-10-24 14:40:59 +00:00
|
|
|
{
|
|
|
|
Build( aItems );
|
|
|
|
m_progressReporter = nullptr;
|
2020-09-25 18:26:58 +00:00
|
|
|
m_fromToCache.reset( new FROM_TO_CACHE );
|
2018-10-24 14:40:59 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
|
2017-03-22 13:43:10 +00:00
|
|
|
CONNECTIVITY_DATA::~CONNECTIVITY_DATA()
|
|
|
|
{
|
|
|
|
Clear();
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
bool CONNECTIVITY_DATA::Add( BOARD_ITEM* aItem )
|
|
|
|
{
|
|
|
|
m_connAlgo->Add( aItem );
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
bool CONNECTIVITY_DATA::Remove( BOARD_ITEM* aItem )
|
|
|
|
{
|
|
|
|
m_connAlgo->Remove( aItem );
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
bool CONNECTIVITY_DATA::Update( BOARD_ITEM* aItem )
|
|
|
|
{
|
|
|
|
m_connAlgo->Remove( aItem );
|
|
|
|
m_connAlgo->Add( aItem );
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2020-09-23 10:46:41 +00:00
|
|
|
void CONNECTIVITY_DATA::Build( BOARD* aBoard, PROGRESS_REPORTER* aReporter )
|
2017-03-22 13:43:10 +00:00
|
|
|
{
|
|
|
|
m_connAlgo.reset( new CN_CONNECTIVITY_ALGO );
|
2020-09-23 10:46:41 +00:00
|
|
|
m_connAlgo->Build( aBoard, aReporter );
|
2020-07-11 17:42:00 +00:00
|
|
|
|
|
|
|
m_netclassMap.clear();
|
|
|
|
|
|
|
|
for( NETINFO_ITEM* net : aBoard->GetNetInfo() )
|
|
|
|
if( net->GetNetClass()->GetName() != NETCLASS::Default )
|
2020-12-08 13:02:08 +00:00
|
|
|
m_netclassMap[ net->GetNetCode() ] = net->GetNetClass()->GetName();
|
2020-07-11 17:42:00 +00:00
|
|
|
|
2017-03-22 13:43:10 +00:00
|
|
|
RecalculateRatsnest();
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void CONNECTIVITY_DATA::Build( const std::vector<BOARD_ITEM*>& aItems )
|
|
|
|
{
|
|
|
|
m_connAlgo.reset( new CN_CONNECTIVITY_ALGO );
|
|
|
|
m_connAlgo->Build( aItems );
|
|
|
|
|
|
|
|
RecalculateRatsnest();
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2020-08-15 00:33:27 +00:00
|
|
|
void CONNECTIVITY_DATA::Move( const VECTOR2I& aDelta )
|
|
|
|
{
|
2020-12-08 13:02:08 +00:00
|
|
|
m_connAlgo->ForEachAnchor( [&aDelta]( CN_ANCHOR& anchor )
|
|
|
|
{
|
|
|
|
anchor.Move( aDelta );
|
|
|
|
} );
|
2020-08-15 00:33:27 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
|
2017-03-22 13:43:10 +00:00
|
|
|
void CONNECTIVITY_DATA::updateRatsnest()
|
|
|
|
{
|
|
|
|
#ifdef PROFILE
|
|
|
|
PROF_COUNTER rnUpdate( "update-ratsnest" );
|
|
|
|
#endif
|
2018-10-18 00:05:30 +00:00
|
|
|
std::vector<RN_NET*> dirty_nets;
|
2017-03-22 13:43:10 +00:00
|
|
|
|
2018-10-21 14:31:07 +00:00
|
|
|
// Start with net 1 as net 0 is reserved for not-connected
|
2018-10-25 11:20:12 +00:00
|
|
|
// Nets without nodes are also ignored
|
2018-10-18 00:05:30 +00:00
|
|
|
std::copy_if( m_nets.begin() + 1, m_nets.end(), std::back_inserter( dirty_nets ),
|
2018-10-25 11:20:12 +00:00
|
|
|
[] ( RN_NET* aNet ) { return aNet->IsDirty() && aNet->GetNodeCount() > 0; } );
|
|
|
|
|
|
|
|
// We don't want to spin up a new thread for fewer than 8 nets (overhead costs)
|
|
|
|
size_t parallelThreadCount = std::min<size_t>( std::thread::hardware_concurrency(),
|
|
|
|
( dirty_nets.size() + 7 ) / 8 );
|
2017-03-22 13:43:10 +00:00
|
|
|
|
2018-10-21 14:31:07 +00:00
|
|
|
std::atomic<size_t> nextNet( 0 );
|
2018-10-25 11:20:12 +00:00
|
|
|
std::vector<std::future<size_t>> returns( parallelThreadCount );
|
2018-09-20 02:10:12 +00:00
|
|
|
|
2018-10-25 11:20:12 +00:00
|
|
|
auto update_lambda = [&nextNet, &dirty_nets]() -> size_t
|
2018-10-21 14:31:07 +00:00
|
|
|
{
|
2018-10-24 12:19:13 +00:00
|
|
|
for( size_t i = nextNet++; i < dirty_nets.size(); i = nextNet++ )
|
2018-10-21 14:31:07 +00:00
|
|
|
dirty_nets[i]->Update();
|
2018-09-20 02:10:12 +00:00
|
|
|
|
2018-10-25 11:20:12 +00:00
|
|
|
return 1;
|
2018-10-21 14:31:07 +00:00
|
|
|
};
|
2018-09-20 02:10:12 +00:00
|
|
|
|
2018-10-05 12:15:50 +00:00
|
|
|
if( parallelThreadCount == 1 )
|
|
|
|
update_lambda();
|
|
|
|
else
|
|
|
|
{
|
|
|
|
for( size_t ii = 0; ii < parallelThreadCount; ++ii )
|
2018-10-27 05:30:06 +00:00
|
|
|
returns[ii] = std::async( std::launch::async, update_lambda );
|
2018-09-20 02:10:12 +00:00
|
|
|
|
2018-10-25 11:20:12 +00:00
|
|
|
// Finalize the ratsnest threads
|
|
|
|
for( size_t ii = 0; ii < parallelThreadCount; ++ii )
|
|
|
|
returns[ii].wait();
|
|
|
|
}
|
2017-06-23 11:56:28 +00:00
|
|
|
|
2017-03-22 13:43:10 +00:00
|
|
|
#ifdef PROFILE
|
|
|
|
rnUpdate.Show();
|
|
|
|
#endif /* PROFILE */
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2017-09-23 09:20:10 +00:00
|
|
|
void CONNECTIVITY_DATA::addRatsnestCluster( const std::shared_ptr<CN_CLUSTER>& aCluster )
|
2017-03-22 13:43:10 +00:00
|
|
|
{
|
|
|
|
auto rnNet = m_nets[ aCluster->OriginNet() ];
|
|
|
|
|
|
|
|
rnNet->AddCluster( aCluster );
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2019-05-25 01:55:40 +00:00
|
|
|
void CONNECTIVITY_DATA::RecalculateRatsnest( BOARD_COMMIT* aCommit )
|
2017-03-22 13:43:10 +00:00
|
|
|
{
|
2019-05-25 01:55:40 +00:00
|
|
|
m_connAlgo->PropagateNets( aCommit );
|
2017-04-18 15:32:05 +00:00
|
|
|
|
2017-03-22 13:43:10 +00:00
|
|
|
int lastNet = m_connAlgo->NetCount();
|
|
|
|
|
|
|
|
if( lastNet >= (int) m_nets.size() )
|
|
|
|
{
|
|
|
|
unsigned int prevSize = m_nets.size();
|
|
|
|
m_nets.resize( lastNet + 1 );
|
|
|
|
|
|
|
|
for( unsigned int i = prevSize; i < m_nets.size(); i++ )
|
|
|
|
m_nets[i] = new RN_NET;
|
|
|
|
}
|
|
|
|
|
|
|
|
auto clusters = m_connAlgo->GetClusters();
|
|
|
|
|
|
|
|
int dirtyNets = 0;
|
|
|
|
|
|
|
|
for( int net = 0; net < lastNet; net++ )
|
2017-06-30 11:40:20 +00:00
|
|
|
{
|
2017-03-22 13:43:10 +00:00
|
|
|
if( m_connAlgo->IsNetDirty( net ) )
|
|
|
|
{
|
|
|
|
m_nets[net]->Clear();
|
|
|
|
dirtyNets++;
|
|
|
|
}
|
2017-06-30 11:40:20 +00:00
|
|
|
}
|
2017-03-22 13:51:07 +00:00
|
|
|
|
2019-12-05 15:20:59 +00:00
|
|
|
for( const auto& c : clusters )
|
2017-03-22 13:43:10 +00:00
|
|
|
{
|
|
|
|
int net = c->OriginNet();
|
|
|
|
|
2020-06-26 02:19:51 +00:00
|
|
|
// Don't add intentionally-kept zone islands to the ratsnest
|
|
|
|
if( c->IsOrphaned() && c->Size() == 1 )
|
|
|
|
{
|
2020-09-23 19:02:21 +00:00
|
|
|
if( dynamic_cast<CN_ZONE_LAYER*>( *c->begin() ) )
|
2020-06-26 02:19:51 +00:00
|
|
|
continue;
|
|
|
|
}
|
|
|
|
|
2017-03-22 13:43:10 +00:00
|
|
|
if( m_connAlgo->IsNetDirty( net ) )
|
|
|
|
{
|
|
|
|
addRatsnestCluster( c );
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
m_connAlgo->ClearDirtyFlags();
|
|
|
|
|
2020-06-23 03:35:34 +00:00
|
|
|
if( !m_skipRatsnest )
|
|
|
|
updateRatsnest();
|
2017-03-22 13:43:10 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
|
2017-03-22 13:51:07 +00:00
|
|
|
void CONNECTIVITY_DATA::BlockRatsnestItems( const std::vector<BOARD_ITEM*>& aItems )
|
2017-03-22 13:43:10 +00:00
|
|
|
{
|
|
|
|
std::vector<BOARD_CONNECTED_ITEM*> citems;
|
|
|
|
|
|
|
|
for( auto item : aItems )
|
|
|
|
{
|
2020-11-13 12:21:02 +00:00
|
|
|
if( item->Type() == PCB_FOOTPRINT_T )
|
2017-03-22 13:43:10 +00:00
|
|
|
{
|
2020-11-13 15:15:52 +00:00
|
|
|
for( PAD* pad : static_cast<FOOTPRINT*>(item)->Pads() )
|
2017-03-22 13:43:10 +00:00
|
|
|
citems.push_back( pad );
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
2020-08-07 20:37:00 +00:00
|
|
|
if( auto citem = dynamic_cast<BOARD_CONNECTED_ITEM*>( item ) )
|
|
|
|
citems.push_back( citem );
|
2017-03-22 13:43:10 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2019-12-05 15:20:59 +00:00
|
|
|
for( const auto& item : citems )
|
2017-03-22 13:43:10 +00:00
|
|
|
{
|
2017-09-28 16:38:54 +00:00
|
|
|
if ( m_connAlgo->ItemExists( item ) )
|
2017-03-22 13:43:10 +00:00
|
|
|
{
|
2017-09-28 16:38:54 +00:00
|
|
|
auto& entry = m_connAlgo->ItemEntry( item );
|
|
|
|
|
2019-12-05 15:20:59 +00:00
|
|
|
for( const auto& cnItem : entry.GetItems() )
|
2017-09-28 16:38:54 +00:00
|
|
|
{
|
|
|
|
for( auto anchor : cnItem->Anchors() )
|
|
|
|
anchor->SetNoLine( true );
|
|
|
|
}
|
2017-03-22 13:43:10 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
int CONNECTIVITY_DATA::GetNetCount() const
|
|
|
|
{
|
|
|
|
return m_connAlgo->NetCount();
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2020-11-11 23:05:59 +00:00
|
|
|
void CONNECTIVITY_DATA::FindIsolatedCopperIslands( ZONE* aZone, std::vector<int>& aIslands )
|
2017-03-22 13:43:10 +00:00
|
|
|
{
|
2020-06-24 02:19:08 +00:00
|
|
|
// TODO(JE) ZONES
|
|
|
|
#if 0
|
2017-03-22 13:43:10 +00:00
|
|
|
m_connAlgo->FindIsolatedCopperIslands( aZone, aIslands );
|
2020-06-24 02:19:08 +00:00
|
|
|
#endif
|
2017-03-22 13:43:10 +00:00
|
|
|
}
|
|
|
|
|
2017-11-23 16:20:27 +00:00
|
|
|
void CONNECTIVITY_DATA::FindIsolatedCopperIslands( std::vector<CN_ZONE_ISOLATED_ISLAND_LIST>& aZones )
|
|
|
|
{
|
|
|
|
m_connAlgo->FindIsolatedCopperIslands( aZones );
|
|
|
|
}
|
2017-03-22 13:43:10 +00:00
|
|
|
|
2018-06-25 14:29:20 +00:00
|
|
|
|
2020-08-15 00:33:27 +00:00
|
|
|
void CONNECTIVITY_DATA::ComputeDynamicRatsnest( const std::vector<BOARD_ITEM*>& aItems,
|
|
|
|
const CONNECTIVITY_DATA* aDynamicData )
|
2017-03-22 13:43:10 +00:00
|
|
|
{
|
2020-08-15 00:33:27 +00:00
|
|
|
if( !aDynamicData )
|
|
|
|
return;
|
2018-10-24 14:40:59 +00:00
|
|
|
|
2020-08-15 00:33:27 +00:00
|
|
|
m_dynamicRatsnest.clear();
|
2017-03-22 13:43:10 +00:00
|
|
|
|
2020-08-15 00:33:27 +00:00
|
|
|
// This gets connections between the stationary board and the
|
|
|
|
// moving selection
|
|
|
|
for( unsigned int nc = 1; nc < aDynamicData->m_nets.size(); nc++ )
|
2017-03-22 13:43:10 +00:00
|
|
|
{
|
2020-08-15 00:33:27 +00:00
|
|
|
auto dynNet = aDynamicData->m_nets[nc];
|
2017-03-22 13:43:10 +00:00
|
|
|
|
|
|
|
if( dynNet->GetNodeCount() != 0 )
|
|
|
|
{
|
|
|
|
auto ourNet = m_nets[nc];
|
|
|
|
CN_ANCHOR_PTR nodeA, nodeB;
|
|
|
|
|
|
|
|
if( ourNet->NearestBicoloredPair( *dynNet, nodeA, nodeB ) )
|
|
|
|
{
|
|
|
|
RN_DYNAMIC_LINE l;
|
|
|
|
l.a = nodeA->Pos();
|
|
|
|
l.b = nodeB->Pos();
|
|
|
|
l.netCode = nc;
|
|
|
|
|
|
|
|
m_dynamicRatsnest.push_back( l );
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2020-08-15 00:33:27 +00:00
|
|
|
// This gets the ratsnest for internal connections in the moving set
|
2020-06-23 03:35:34 +00:00
|
|
|
const auto& edges = GetRatsnestForItems( aItems );
|
2017-03-22 13:43:10 +00:00
|
|
|
|
2020-06-23 03:35:34 +00:00
|
|
|
for( const auto& edge : edges )
|
|
|
|
{
|
|
|
|
const auto& nodeA = edge.GetSourceNode();
|
|
|
|
const auto& nodeB = edge.GetTargetNode();
|
|
|
|
RN_DYNAMIC_LINE l;
|
|
|
|
|
|
|
|
// Use the parents' positions
|
|
|
|
l.a = nodeA->Parent()->GetPosition();
|
|
|
|
l.b = nodeB->Parent()->GetPosition();
|
|
|
|
l.netCode = 0;
|
|
|
|
m_dynamicRatsnest.push_back( l );
|
2017-03-22 13:43:10 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void CONNECTIVITY_DATA::ClearDynamicRatsnest()
|
|
|
|
{
|
2020-08-24 12:17:58 +00:00
|
|
|
m_connAlgo->ForEachAnchor( []( CN_ANCHOR& anchor )
|
|
|
|
{
|
|
|
|
anchor.SetNoLine( false );
|
|
|
|
} );
|
2017-08-01 13:20:40 +00:00
|
|
|
HideDynamicRatsnest();
|
|
|
|
}
|
|
|
|
|
2017-03-28 16:30:49 +00:00
|
|
|
|
2017-08-01 13:20:40 +00:00
|
|
|
void CONNECTIVITY_DATA::HideDynamicRatsnest()
|
|
|
|
{
|
2017-03-22 13:43:10 +00:00
|
|
|
m_dynamicRatsnest.clear();
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2021-03-23 21:42:56 +00:00
|
|
|
void CONNECTIVITY_DATA::PropagateNets( BOARD_COMMIT* aCommit, PROPAGATE_MODE aMode )
|
2017-03-22 13:43:10 +00:00
|
|
|
{
|
2021-03-23 21:42:56 +00:00
|
|
|
m_connAlgo->PropagateNets( aCommit, aMode );
|
2017-03-22 13:43:10 +00:00
|
|
|
}
|
|
|
|
|
2021-03-23 21:42:56 +00:00
|
|
|
|
2020-07-27 19:41:50 +00:00
|
|
|
bool CONNECTIVITY_DATA::IsConnectedOnLayer( const BOARD_CONNECTED_ITEM *aItem, int aLayer,
|
|
|
|
std::vector<KICAD_T> aTypes ) const
|
|
|
|
{
|
|
|
|
CN_CONNECTIVITY_ALGO::ITEM_MAP_ENTRY &entry = m_connAlgo->ItemEntry( aItem );
|
|
|
|
|
2020-10-05 19:54:12 +00:00
|
|
|
auto matchType = [&]( KICAD_T aItemType )
|
2020-07-27 19:41:50 +00:00
|
|
|
{
|
2020-10-05 19:54:12 +00:00
|
|
|
if( aTypes.empty() )
|
|
|
|
return true;
|
|
|
|
|
|
|
|
return std::count( aTypes.begin(), aTypes.end(), aItemType ) > 0;
|
|
|
|
};
|
|
|
|
|
|
|
|
for( CN_ITEM* citem : entry.GetItems() )
|
|
|
|
{
|
|
|
|
for( CN_ITEM* connected : citem->ConnectedItems() )
|
2020-07-27 19:41:50 +00:00
|
|
|
{
|
2020-10-05 19:54:12 +00:00
|
|
|
if( connected->Valid()
|
|
|
|
&& connected->Layers().Overlaps( aLayer )
|
|
|
|
&& connected->Net() == aItem->GetNetCode()
|
|
|
|
&& matchType( connected->Parent()->Type() ) )
|
|
|
|
{
|
2020-07-27 19:41:50 +00:00
|
|
|
return true;
|
2020-10-05 19:54:12 +00:00
|
|
|
}
|
2020-07-27 19:41:50 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2017-03-22 13:43:10 +00:00
|
|
|
|
|
|
|
unsigned int CONNECTIVITY_DATA::GetUnconnectedCount() const
|
|
|
|
{
|
|
|
|
unsigned int unconnected = 0;
|
|
|
|
|
|
|
|
for( auto net : m_nets )
|
|
|
|
{
|
|
|
|
if( !net )
|
|
|
|
continue;
|
|
|
|
|
|
|
|
const auto& edges = net->GetUnconnected();
|
|
|
|
|
|
|
|
if( edges.empty() )
|
|
|
|
continue;
|
|
|
|
|
|
|
|
unconnected += edges.size();
|
|
|
|
}
|
|
|
|
|
|
|
|
return unconnected;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void CONNECTIVITY_DATA::Clear()
|
|
|
|
{
|
|
|
|
for( auto net : m_nets )
|
|
|
|
delete net;
|
|
|
|
|
|
|
|
m_nets.clear();
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2017-11-15 17:33:06 +00:00
|
|
|
const std::vector<BOARD_CONNECTED_ITEM*> CONNECTIVITY_DATA::GetConnectedItems(
|
2017-03-22 13:43:10 +00:00
|
|
|
const BOARD_CONNECTED_ITEM* aItem,
|
2019-01-18 01:50:50 +00:00
|
|
|
const KICAD_T aTypes[],
|
|
|
|
bool aIgnoreNetcodes ) const
|
2017-03-22 13:43:10 +00:00
|
|
|
{
|
2017-11-15 17:33:06 +00:00
|
|
|
std::vector<BOARD_CONNECTED_ITEM*> rv;
|
2019-01-18 03:17:34 +00:00
|
|
|
const auto clusters = m_connAlgo->SearchClusters(
|
|
|
|
aIgnoreNetcodes ?
|
|
|
|
CN_CONNECTIVITY_ALGO::CSM_PROPAGATE :
|
|
|
|
CN_CONNECTIVITY_ALGO::CSM_CONNECTIVITY_CHECK, aTypes,
|
2019-01-18 01:50:50 +00:00
|
|
|
aIgnoreNetcodes ? -1 : aItem->GetNetCode() );
|
2017-03-22 13:43:10 +00:00
|
|
|
|
2017-03-22 13:51:07 +00:00
|
|
|
for( auto cl : clusters )
|
2017-06-23 11:56:28 +00:00
|
|
|
{
|
2017-03-22 13:51:07 +00:00
|
|
|
if( cl->Contains( aItem ) )
|
2017-03-22 13:43:10 +00:00
|
|
|
{
|
2017-03-22 13:51:07 +00:00
|
|
|
for( const auto item : *cl )
|
2017-07-21 09:40:26 +00:00
|
|
|
{
|
|
|
|
if( item->Valid() )
|
|
|
|
rv.push_back( item->Parent() );
|
|
|
|
}
|
2017-03-22 13:43:10 +00:00
|
|
|
}
|
2017-06-23 11:56:28 +00:00
|
|
|
}
|
2017-03-22 13:51:07 +00:00
|
|
|
|
2017-03-22 13:43:10 +00:00
|
|
|
return rv;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2017-11-15 17:33:06 +00:00
|
|
|
const std::vector<BOARD_CONNECTED_ITEM*> CONNECTIVITY_DATA::GetNetItems( int aNetCode,
|
2017-03-22 13:43:10 +00:00
|
|
|
const KICAD_T aTypes[] ) const
|
|
|
|
{
|
2020-04-12 18:59:13 +00:00
|
|
|
std::vector<BOARD_CONNECTED_ITEM*> items;
|
|
|
|
items.reserve( 32 );
|
2017-05-04 22:43:43 +00:00
|
|
|
|
2020-04-12 18:59:13 +00:00
|
|
|
std::bitset<MAX_STRUCT_TYPE_ID> type_bits;
|
2017-07-17 08:19:36 +00:00
|
|
|
|
2020-04-12 18:59:13 +00:00
|
|
|
for( unsigned int i = 0; aTypes[i] != EOT; ++i )
|
|
|
|
{
|
|
|
|
wxASSERT( aTypes[i] < MAX_STRUCT_TYPE_ID );
|
|
|
|
type_bits.set( aTypes[i] );
|
|
|
|
}
|
2017-07-17 08:19:36 +00:00
|
|
|
|
2020-04-12 18:59:13 +00:00
|
|
|
m_connAlgo->ForEachItem( [&]( CN_ITEM& aItem ) {
|
|
|
|
if( aItem.Valid() && ( aItem.Net() == aNetCode ) && type_bits[aItem.Parent()->Type()] )
|
|
|
|
items.push_back( aItem.Parent() );
|
2017-05-04 22:43:43 +00:00
|
|
|
} );
|
2017-03-22 13:59:30 +00:00
|
|
|
|
2020-04-12 18:59:13 +00:00
|
|
|
std::sort( items.begin(), items.end() );
|
|
|
|
items.erase( std::unique( items.begin(), items.end() ), items.end() );
|
|
|
|
return items;
|
2017-03-22 13:43:10 +00:00
|
|
|
}
|
|
|
|
|
2017-03-22 13:51:07 +00:00
|
|
|
|
2017-03-22 13:43:10 +00:00
|
|
|
bool CONNECTIVITY_DATA::CheckConnectivity( std::vector<CN_DISJOINT_NET_ENTRY>& aReport )
|
|
|
|
{
|
|
|
|
RecalculateRatsnest();
|
|
|
|
|
2017-03-22 13:51:07 +00:00
|
|
|
for( auto net : m_nets )
|
2017-03-22 13:43:10 +00:00
|
|
|
{
|
2017-03-22 13:51:07 +00:00
|
|
|
if( net )
|
2017-03-22 13:43:10 +00:00
|
|
|
{
|
2017-03-22 13:51:07 +00:00
|
|
|
for( const auto& edge : net->GetEdges() )
|
2017-03-22 13:43:10 +00:00
|
|
|
{
|
|
|
|
CN_DISJOINT_NET_ENTRY ent;
|
|
|
|
ent.net = edge.GetSourceNode()->Parent()->GetNetCode();
|
2017-03-22 13:51:07 +00:00
|
|
|
ent.a = edge.GetSourceNode()->Parent();
|
|
|
|
ent.b = edge.GetTargetNode()->Parent();
|
2017-03-22 13:43:10 +00:00
|
|
|
ent.anchorA = edge.GetSourceNode()->Pos();
|
|
|
|
ent.anchorB = edge.GetTargetNode()->Pos();
|
|
|
|
aReport.push_back( ent );
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
2017-03-22 13:51:07 +00:00
|
|
|
|
2017-03-22 13:43:10 +00:00
|
|
|
return aReport.empty();
|
|
|
|
}
|
2017-03-22 13:51:07 +00:00
|
|
|
|
|
|
|
|
2021-06-11 21:07:02 +00:00
|
|
|
const std::vector<PCB_TRACK*> CONNECTIVITY_DATA::GetConnectedTracks(
|
|
|
|
const BOARD_CONNECTED_ITEM* aItem ) const
|
2017-03-22 13:51:07 +00:00
|
|
|
{
|
|
|
|
auto& entry = m_connAlgo->ItemEntry( aItem );
|
|
|
|
|
2021-06-11 21:07:02 +00:00
|
|
|
std::set<PCB_TRACK*> tracks;
|
|
|
|
std::vector<PCB_TRACK*> rv;
|
2017-03-22 13:51:07 +00:00
|
|
|
|
2021-06-11 21:07:02 +00:00
|
|
|
for( CN_ITEM* citem : entry.GetItems() )
|
2017-03-22 13:51:07 +00:00
|
|
|
{
|
2021-06-11 21:07:02 +00:00
|
|
|
for( CN_ITEM* connected : citem->ConnectedItems() )
|
2017-03-22 13:51:07 +00:00
|
|
|
{
|
2019-05-17 00:13:21 +00:00
|
|
|
if( connected->Valid() &&
|
|
|
|
( connected->Parent()->Type() == PCB_TRACE_T ||
|
|
|
|
connected->Parent()->Type() == PCB_VIA_T ||
|
|
|
|
connected->Parent()->Type() == PCB_ARC_T ) )
|
2021-06-11 21:07:02 +00:00
|
|
|
tracks.insert( static_cast<PCB_TRACK*> ( connected->Parent() ) );
|
2017-03-22 13:51:07 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
std::copy( tracks.begin(), tracks.end(), std::back_inserter( rv ) );
|
|
|
|
return rv;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2020-07-02 18:43:18 +00:00
|
|
|
void CONNECTIVITY_DATA::GetConnectedPads( const BOARD_CONNECTED_ITEM* aItem,
|
2020-11-12 22:30:02 +00:00
|
|
|
std::set<PAD*>* pads ) const
|
2017-03-22 13:51:07 +00:00
|
|
|
{
|
2020-11-12 22:30:02 +00:00
|
|
|
for( CN_ITEM* citem : m_connAlgo->ItemEntry( aItem ).GetItems() )
|
2017-03-22 13:51:07 +00:00
|
|
|
{
|
2020-11-12 22:30:02 +00:00
|
|
|
for( CN_ITEM* connected : citem->ConnectedItems() )
|
2017-03-22 13:51:07 +00:00
|
|
|
{
|
2017-06-22 14:24:07 +00:00
|
|
|
if( connected->Valid() && connected->Parent()->Type() == PCB_PAD_T )
|
2020-11-12 22:30:02 +00:00
|
|
|
pads->insert( static_cast<PAD*> ( connected->Parent() ) );
|
2017-03-22 13:51:07 +00:00
|
|
|
}
|
|
|
|
}
|
2018-08-19 16:11:58 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
|
2020-11-12 22:30:02 +00:00
|
|
|
const std::vector<PAD*> CONNECTIVITY_DATA::GetConnectedPads( const BOARD_CONNECTED_ITEM* aItem )
|
2018-08-19 16:11:58 +00:00
|
|
|
const
|
|
|
|
{
|
2020-11-12 22:30:02 +00:00
|
|
|
std::set<PAD*> pads;
|
|
|
|
std::vector<PAD*> rv;
|
2018-08-19 16:11:58 +00:00
|
|
|
|
|
|
|
GetConnectedPads( aItem, &pads );
|
2017-03-22 13:51:07 +00:00
|
|
|
|
|
|
|
std::copy( pads.begin(), pads.end(), std::back_inserter( rv ) );
|
|
|
|
return rv;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
unsigned int CONNECTIVITY_DATA::GetNodeCount( int aNet ) const
|
|
|
|
{
|
2017-06-23 12:41:51 +00:00
|
|
|
int sum = 0;
|
|
|
|
|
2017-06-30 11:40:20 +00:00
|
|
|
if( aNet < 0 ) // Node count for all nets
|
2017-06-23 12:41:51 +00:00
|
|
|
{
|
2020-09-23 10:46:41 +00:00
|
|
|
for( const RN_NET* net : m_nets )
|
2017-06-23 12:41:51 +00:00
|
|
|
sum += net->GetNodeCount();
|
|
|
|
}
|
2017-06-23 17:22:44 +00:00
|
|
|
else if( aNet < (int) m_nets.size() )
|
2017-06-23 12:41:51 +00:00
|
|
|
{
|
|
|
|
sum = m_nets[aNet]->GetNodeCount();
|
|
|
|
}
|
|
|
|
|
|
|
|
return sum;
|
2017-03-22 13:51:07 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
unsigned int CONNECTIVITY_DATA::GetPadCount( int aNet ) const
|
|
|
|
{
|
2017-04-18 15:32:05 +00:00
|
|
|
int n = 0;
|
|
|
|
|
2020-09-23 10:46:41 +00:00
|
|
|
for( CN_ITEM* pad : m_connAlgo->ItemList() )
|
2017-04-18 15:32:05 +00:00
|
|
|
{
|
2018-05-21 00:06:01 +00:00
|
|
|
if( !pad->Valid() || pad->Parent()->Type() != PCB_PAD_T)
|
2017-07-21 09:40:26 +00:00
|
|
|
continue;
|
|
|
|
|
2020-11-12 22:30:02 +00:00
|
|
|
PAD* dpad = static_cast<PAD*>( pad->Parent() );
|
2017-06-23 11:56:28 +00:00
|
|
|
|
|
|
|
if( aNet < 0 || aNet == dpad->GetNetCode() )
|
2017-04-18 15:32:05 +00:00
|
|
|
n++;
|
|
|
|
}
|
|
|
|
|
|
|
|
return n;
|
2017-03-22 13:51:07 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
|
2017-03-22 15:47:15 +00:00
|
|
|
void CONNECTIVITY_DATA::GetUnconnectedEdges( std::vector<CN_EDGE>& aEdges) const
|
|
|
|
{
|
2020-09-23 10:46:41 +00:00
|
|
|
for( const RN_NET* rnNet : m_nets )
|
2017-03-22 15:47:15 +00:00
|
|
|
{
|
2017-06-23 11:56:28 +00:00
|
|
|
if( rnNet )
|
2017-03-22 15:47:15 +00:00
|
|
|
{
|
2020-09-23 10:46:41 +00:00
|
|
|
for( const CN_EDGE& edge : rnNet->GetEdges() )
|
2017-03-22 15:47:15 +00:00
|
|
|
aEdges.push_back( edge );
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
2017-06-22 14:24:07 +00:00
|
|
|
|
2017-06-23 11:56:28 +00:00
|
|
|
|
2021-08-02 21:41:59 +00:00
|
|
|
static int getMinDist( BOARD_CONNECTED_ITEM* aItem, const wxPoint& aPoint )
|
|
|
|
{
|
|
|
|
switch( aItem->Type() )
|
|
|
|
{
|
|
|
|
case PCB_TRACE_T:
|
|
|
|
case PCB_ARC_T:
|
|
|
|
{
|
|
|
|
PCB_TRACK* track = static_cast<PCB_TRACK*>( aItem );
|
|
|
|
|
|
|
|
return std::min( GetLineLength( track->GetStart(), aPoint ),
|
|
|
|
GetLineLength( track->GetEnd(), aPoint ) );
|
|
|
|
}
|
|
|
|
|
|
|
|
default:
|
|
|
|
return GetLineLength( aItem->GetPosition(), aPoint );
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2021-06-11 21:07:02 +00:00
|
|
|
bool CONNECTIVITY_DATA::TestTrackEndpointDangling( PCB_TRACK* aTrack, wxPoint* aPos )
|
2020-05-14 19:24:10 +00:00
|
|
|
{
|
2021-08-01 14:48:12 +00:00
|
|
|
std::list<CN_ITEM*> items = GetConnectivityAlgo()->ItemEntry( aTrack ).GetItems();
|
2020-05-14 19:24:10 +00:00
|
|
|
|
|
|
|
// Not in the connectivity system. This is a bug!
|
|
|
|
if( items.empty() )
|
|
|
|
{
|
|
|
|
wxFAIL_MSG( "track not in connectivity system" );
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
CN_ITEM* citem = items.front();
|
|
|
|
|
|
|
|
if( !citem->Valid() )
|
|
|
|
return false;
|
|
|
|
|
2021-08-01 14:48:12 +00:00
|
|
|
if( aTrack->Type() == PCB_TRACE_T || aTrack->Type() == PCB_ARC_T )
|
2020-05-14 19:24:10 +00:00
|
|
|
{
|
2021-08-01 14:48:12 +00:00
|
|
|
// Test if a segment is connected on each end.
|
|
|
|
//
|
|
|
|
// NB: be wary of short segments which can be connected to the *same* other item on
|
|
|
|
// each end. If that's their only connection then they're still dangling.
|
|
|
|
|
|
|
|
PCB_LAYER_ID layer = aTrack->GetLayer();
|
|
|
|
int accuracy = KiROUND( aTrack->GetWidth() / 2 );
|
|
|
|
int start_count = 0;
|
|
|
|
int end_count = 0;
|
|
|
|
|
|
|
|
for( CN_ITEM* connected : citem->ConnectedItems() )
|
2020-05-14 19:24:10 +00:00
|
|
|
{
|
2021-08-01 14:48:12 +00:00
|
|
|
BOARD_CONNECTED_ITEM* item = connected->Parent();
|
2020-08-05 20:15:27 +00:00
|
|
|
|
2021-08-01 14:48:12 +00:00
|
|
|
if( item->GetFlags() & IS_DELETED )
|
|
|
|
continue;
|
|
|
|
|
|
|
|
std::shared_ptr<SHAPE> shape = item->GetEffectiveShape( layer );
|
|
|
|
|
2021-08-02 21:41:59 +00:00
|
|
|
bool hitStart = shape->Collide( aTrack->GetStart(), accuracy );
|
|
|
|
bool hitEnd = shape->Collide( aTrack->GetEnd(), accuracy );
|
2021-08-01 14:48:12 +00:00
|
|
|
|
|
|
|
if( hitStart && hitEnd )
|
|
|
|
{
|
2021-08-02 21:41:59 +00:00
|
|
|
if( getMinDist( item, aTrack->GetStart() ) < getMinDist( item, aTrack->GetEnd() ) )
|
2021-08-01 14:48:12 +00:00
|
|
|
start_count++;
|
|
|
|
else
|
|
|
|
end_count++;
|
|
|
|
}
|
|
|
|
else if( hitStart )
|
|
|
|
{
|
|
|
|
start_count++;
|
|
|
|
}
|
|
|
|
else if( hitEnd )
|
|
|
|
{
|
|
|
|
end_count++;
|
|
|
|
}
|
|
|
|
|
|
|
|
if( start_count > 0 && end_count > 0 )
|
|
|
|
return false;
|
2020-05-14 19:24:10 +00:00
|
|
|
}
|
|
|
|
|
2021-08-01 14:48:12 +00:00
|
|
|
if( aPos )
|
|
|
|
*aPos = (start_count == 0 ) ? aTrack->GetStart() : aTrack->GetEnd();
|
|
|
|
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
else if( aTrack->Type() == PCB_VIA_T )
|
2021-01-08 17:38:51 +00:00
|
|
|
{
|
2021-08-01 14:48:12 +00:00
|
|
|
// Test if a via is only connected on one layer
|
|
|
|
|
|
|
|
const std::vector<CN_ITEM*>& connected = citem->ConnectedItems();
|
2021-01-08 17:38:51 +00:00
|
|
|
|
|
|
|
if( connected.empty() )
|
2021-01-10 09:21:24 +00:00
|
|
|
{
|
|
|
|
if( aPos )
|
|
|
|
*aPos = aTrack->GetPosition();
|
|
|
|
|
2021-01-08 17:38:51 +00:00
|
|
|
return true;
|
2021-01-10 09:21:24 +00:00
|
|
|
}
|
2021-01-08 17:38:51 +00:00
|
|
|
|
|
|
|
// Here, we check if the via is connected only to items on a single layer
|
2021-08-01 14:48:12 +00:00
|
|
|
int first_layer = UNDEFINED_LAYER;
|
2021-01-08 17:38:51 +00:00
|
|
|
|
2021-08-01 14:48:12 +00:00
|
|
|
for( CN_ITEM* item : connected )
|
2021-01-08 17:38:51 +00:00
|
|
|
{
|
2021-08-01 14:48:12 +00:00
|
|
|
if( item->Parent()->GetFlags() & IS_DELETED )
|
|
|
|
continue;
|
|
|
|
|
|
|
|
if( first_layer == UNDEFINED_LAYER )
|
|
|
|
first_layer = item->Layer();
|
|
|
|
else if( item->Layer() != first_layer )
|
2021-01-08 17:38:51 +00:00
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2021-01-10 09:21:24 +00:00
|
|
|
if( aPos )
|
|
|
|
*aPos = aTrack->GetPosition();
|
|
|
|
|
2021-01-08 17:38:51 +00:00
|
|
|
return true;
|
|
|
|
}
|
2021-08-01 14:48:12 +00:00
|
|
|
else
|
|
|
|
{
|
|
|
|
wxFAIL_MSG( "CONNECTIVITY_DATA::TestTrackEndpointDangling: unknown track type" );
|
|
|
|
}
|
2021-01-08 17:38:51 +00:00
|
|
|
|
2020-05-14 19:24:10 +00:00
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2020-11-08 22:43:31 +00:00
|
|
|
const std::vector<BOARD_CONNECTED_ITEM*> CONNECTIVITY_DATA::GetConnectedItemsAtAnchor(
|
2021-03-31 20:13:08 +00:00
|
|
|
const BOARD_CONNECTED_ITEM* aItem,
|
|
|
|
const VECTOR2I& aAnchor,
|
|
|
|
const KICAD_T aTypes[],
|
|
|
|
const int& aMaxError ) const
|
2017-06-22 14:24:07 +00:00
|
|
|
{
|
2021-03-31 20:13:08 +00:00
|
|
|
auto& entry = m_connAlgo->ItemEntry( aItem );
|
|
|
|
std::vector<BOARD_CONNECTED_ITEM*> rv;
|
|
|
|
SEG::ecoord maxErrorSq = (SEG::ecoord) aMaxError * aMaxError;
|
2017-06-22 14:24:07 +00:00
|
|
|
|
|
|
|
for( auto cnItem : entry.GetItems() )
|
|
|
|
{
|
2020-11-08 22:43:31 +00:00
|
|
|
for( auto connected : cnItem->ConnectedItems() )
|
2017-06-22 14:24:07 +00:00
|
|
|
{
|
2020-11-08 22:43:31 +00:00
|
|
|
for( auto anchor : connected->Anchors() )
|
2017-06-22 14:24:07 +00:00
|
|
|
{
|
2021-03-31 20:13:08 +00:00
|
|
|
if( ( anchor->Pos() - aAnchor ).SquaredEuclideanNorm() <= maxErrorSq )
|
2017-06-22 14:24:07 +00:00
|
|
|
{
|
2020-11-08 22:43:31 +00:00
|
|
|
for( int i = 0; aTypes[i] > 0; i++ )
|
2017-06-22 14:24:07 +00:00
|
|
|
{
|
2020-11-08 22:43:31 +00:00
|
|
|
if( connected->Valid() && connected->Parent()->Type() == aTypes[i] )
|
|
|
|
{
|
|
|
|
rv.push_back( connected->Parent() );
|
|
|
|
break;
|
|
|
|
}
|
2017-06-22 14:24:07 +00:00
|
|
|
}
|
2020-11-08 22:43:31 +00:00
|
|
|
|
|
|
|
break;
|
2017-06-22 14:24:07 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return rv;
|
|
|
|
}
|
2017-06-29 22:45:50 +00:00
|
|
|
|
2017-07-17 08:21:36 +00:00
|
|
|
|
2017-06-29 22:45:50 +00:00
|
|
|
RN_NET* CONNECTIVITY_DATA::GetRatsnestForNet( int aNet )
|
|
|
|
{
|
2017-07-17 08:21:36 +00:00
|
|
|
if ( aNet < 0 || aNet >= (int) m_nets.size() )
|
2017-06-29 22:45:50 +00:00
|
|
|
{
|
|
|
|
return nullptr;
|
|
|
|
}
|
2017-07-17 08:21:36 +00:00
|
|
|
|
2017-06-29 22:45:50 +00:00
|
|
|
return m_nets[ aNet ];
|
|
|
|
}
|
2017-07-02 00:05:42 +00:00
|
|
|
|
2017-07-17 08:21:36 +00:00
|
|
|
|
2017-07-02 00:05:42 +00:00
|
|
|
void CONNECTIVITY_DATA::MarkItemNetAsDirty( BOARD_ITEM *aItem )
|
|
|
|
{
|
2020-11-13 12:21:02 +00:00
|
|
|
if ( aItem->Type() == PCB_FOOTPRINT_T)
|
2017-07-02 00:05:42 +00:00
|
|
|
{
|
2020-11-13 15:15:52 +00:00
|
|
|
for( PAD* pad : static_cast<FOOTPRINT*>( aItem )->Pads() )
|
2017-07-02 00:05:42 +00:00
|
|
|
m_connAlgo->MarkNetAsDirty( pad->GetNetCode() );
|
|
|
|
}
|
|
|
|
if (aItem->IsConnected() )
|
|
|
|
{
|
|
|
|
m_connAlgo->MarkNetAsDirty( static_cast<BOARD_CONNECTED_ITEM*>( aItem )->GetNetCode() );
|
|
|
|
}
|
|
|
|
}
|
2017-11-23 16:20:27 +00:00
|
|
|
|
2018-08-24 10:54:45 +00:00
|
|
|
|
2017-11-23 16:20:27 +00:00
|
|
|
void CONNECTIVITY_DATA::SetProgressReporter( PROGRESS_REPORTER* aReporter )
|
|
|
|
{
|
|
|
|
m_progressReporter = aReporter;
|
|
|
|
m_connAlgo->SetProgressReporter( m_progressReporter );
|
|
|
|
}
|
2018-08-24 10:54:45 +00:00
|
|
|
|
|
|
|
|
2020-06-23 03:35:34 +00:00
|
|
|
const std::vector<CN_EDGE> CONNECTIVITY_DATA::GetRatsnestForItems( std::vector<BOARD_ITEM*> aItems )
|
|
|
|
{
|
|
|
|
std::set<int> nets;
|
|
|
|
std::vector<CN_EDGE> edges;
|
2020-06-24 21:22:01 +00:00
|
|
|
std::set<BOARD_CONNECTED_ITEM*> item_set;
|
2020-06-23 03:35:34 +00:00
|
|
|
|
|
|
|
for( auto item : aItems )
|
|
|
|
{
|
2020-11-13 12:21:02 +00:00
|
|
|
if( item->Type() == PCB_FOOTPRINT_T )
|
2020-06-23 03:35:34 +00:00
|
|
|
{
|
2020-11-13 15:15:52 +00:00
|
|
|
FOOTPRINT* footprint = static_cast<FOOTPRINT*>( item );
|
2020-06-23 03:35:34 +00:00
|
|
|
|
2020-11-13 15:15:52 +00:00
|
|
|
for( PAD* pad : footprint->Pads() )
|
2020-06-23 03:35:34 +00:00
|
|
|
{
|
|
|
|
nets.insert( pad->GetNetCode() );
|
|
|
|
item_set.insert( pad );
|
|
|
|
}
|
|
|
|
}
|
2020-08-10 19:09:32 +00:00
|
|
|
else if( auto conn_item = dyn_cast<BOARD_CONNECTED_ITEM*>( item ) )
|
2020-06-23 03:35:34 +00:00
|
|
|
{
|
2020-06-24 21:22:01 +00:00
|
|
|
item_set.insert( conn_item );
|
2020-06-23 03:35:34 +00:00
|
|
|
nets.insert( conn_item->GetNetCode() );
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
for( const auto& netcode : nets )
|
|
|
|
{
|
|
|
|
const auto& net = GetRatsnestForNet( netcode );
|
|
|
|
|
|
|
|
for( const auto& edge : net->GetEdges() )
|
|
|
|
{
|
|
|
|
auto srcNode = edge.GetSourceNode();
|
|
|
|
auto dstNode = edge.GetTargetNode();
|
|
|
|
|
2020-06-24 21:22:01 +00:00
|
|
|
auto srcParent = srcNode->Parent();
|
|
|
|
auto dstParent = dstNode->Parent();
|
2020-06-23 03:35:34 +00:00
|
|
|
|
|
|
|
bool srcFound = ( item_set.find(srcParent) != item_set.end() );
|
|
|
|
bool dstFound = ( item_set.find(dstParent) != item_set.end() );
|
|
|
|
|
|
|
|
if ( srcFound && dstFound )
|
|
|
|
edges.push_back( edge );
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return edges;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2020-11-13 15:15:52 +00:00
|
|
|
const std::vector<CN_EDGE> CONNECTIVITY_DATA::GetRatsnestForComponent( FOOTPRINT* aComponent, bool aSkipInternalConnections )
|
2018-08-24 10:54:45 +00:00
|
|
|
{
|
|
|
|
std::set<int> nets;
|
2020-11-12 22:30:02 +00:00
|
|
|
std::set<const PAD*> pads;
|
2018-08-24 10:54:45 +00:00
|
|
|
std::vector<CN_EDGE> edges;
|
|
|
|
|
|
|
|
for( auto pad : aComponent->Pads() )
|
|
|
|
{
|
|
|
|
nets.insert( pad->GetNetCode() );
|
|
|
|
pads.insert( pad );
|
|
|
|
}
|
|
|
|
|
2019-12-05 15:20:59 +00:00
|
|
|
for( const auto& netcode : nets )
|
2018-08-24 10:54:45 +00:00
|
|
|
{
|
2019-12-05 15:20:59 +00:00
|
|
|
const auto& net = GetRatsnestForNet( netcode );
|
2018-08-24 10:54:45 +00:00
|
|
|
|
2019-12-05 15:20:59 +00:00
|
|
|
for( const auto& edge : net->GetEdges() )
|
2018-08-24 10:54:45 +00:00
|
|
|
{
|
|
|
|
auto srcNode = edge.GetSourceNode();
|
|
|
|
auto dstNode = edge.GetTargetNode();
|
|
|
|
|
2020-11-12 22:30:02 +00:00
|
|
|
const PAD* srcParent = static_cast<const PAD*>( srcNode->Parent() );
|
|
|
|
const PAD* dstParent = static_cast<const PAD*>( dstNode->Parent() );
|
2018-08-24 10:54:45 +00:00
|
|
|
|
|
|
|
bool srcFound = ( pads.find(srcParent) != pads.end() );
|
|
|
|
bool dstFound = ( pads.find(dstParent) != pads.end() );
|
|
|
|
|
|
|
|
if ( srcFound && dstFound && !aSkipInternalConnections )
|
|
|
|
{
|
|
|
|
edges.push_back( edge );
|
|
|
|
}
|
|
|
|
else if ( srcFound || dstFound )
|
|
|
|
{
|
|
|
|
edges.push_back( edge );
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return edges;
|
|
|
|
}
|
2020-05-14 19:24:10 +00:00
|
|
|
|
|
|
|
|