 Triss
|
53b6034272
|
interfacing w/ rl78/g10 ocd works
|
2022-04-21 20:08:33 +02:00 |
|
Triss
|
72371a13fd
|
rl78/g10,g1m,g1n stuff: impl sfp&ocd; also have different pinout configs
|
2022-04-20 00:21:22 +02:00 |
|
Triss
|
d523de69b7
|
RL78/G10 proto (untested)
|
2022-04-15 04:44:32 +02:00 |
|
Triss
|
26c5bb0d36
|
tool78: add RL78/G23 stuff (untested)
|
2022-04-07 05:30:14 +02:00 |
|
Triss
|
e0fedc3e60
|
better glitch parameter api
|
2022-04-07 02:19:58 +02:00 |
|
Triss
|
376a6bce7b
|
PIO-based glitch control now also works in practice
|
2022-04-04 03:42:50 +02:00 |
|
Triss
|
d3654f1762
|
PIO-based glitch controller, untested
|
2022-04-04 00:06:04 +02:00 |
|
Triss
|
f28889a77a
|
get stuff ready fore rev4.2: remove ADC2 as Vbus reference (it sucked anyway), add DAC_nSHDN pin stuff
|
2022-04-03 05:25:00 +02:00 |
|
Triss
|
d646d9ad14
|
max4619: extra pin
|
2022-04-02 05:15:45 +02:00 |
|
Triss
|
18a0277284
|
dragonzap: firmware code
|
2022-04-02 03:45:47 +02:00 |
|
Triss
|
76fb6a0ba6
|
pio fifo dma delay test
|
2022-03-11 22:24:46 +01:00 |
|
Triss
|
5075908de2
|
save rl78 stuff
|
2022-03-11 15:46:39 +01:00 |
|
Triss
|
c36edac371
|
length param sweeping
|
2022-03-03 23:44:50 +01:00 |
|
Triss
|
829c665e23
|
working hax 👀
|
2022-03-03 22:57:27 +01:00 |
|
Triss
|
565d13b7d4
|
better PIO dumper code
|
2022-02-27 01:18:41 +01:00 |
|
Triss
|
69ab51a5e1
|
lots of stuff
|
2022-02-23 17:14:25 +01:00 |
|
Triss
|
cbdd6fb838
|
glitching stuff
|
2021-12-07 04:16:01 +01:00 |
|
Triss
|
8b0b7eb0cf
|
more test stuff
|
2021-12-05 01:19:23 +01:00 |
|
Triss
|
3a6ddbc691
|
delay test stuff
|
2021-12-04 22:20:35 +01:00 |
|
Triss
|
518a3277c6
|
things are working again, turns out renesas lied about timings
|
2021-12-03 02:53:47 +01:00 |
|
Triss
|
bbd127da3f
|
get stuff to work, mostly. Programming command etc. are still a hazard
|
2021-11-15 15:31:56 +01:00 |
|
Triss
|
a5a3a99fa4
|
can get siliconsig & secinfo from RL78/G11
|
2021-11-14 01:10:30 +01:00 |
|
Triss
|
3c1b4d88aa
|
tool78: fix entry sequence, so it should be ready for testing on real hw
|
2021-11-13 01:50:06 +01:00 |
|
Triss
|
c9f81731bb
|
tool78: code finishedish, now to test this
|
2021-11-10 10:06:46 +01:00 |
|
Triss
|
e77699c9cc
|
fix some compiler errors. delays are still TODO
|
2021-11-07 21:07:37 +01:00 |
|
Triss
|
1b1ed215eb
|
tool78 stuff
|
2021-11-07 20:58:00 +01:00 |
|
Triss
|
42e447f3a8
|
78k0 spi mode
|
2021-11-04 22:40:36 +01:00 |
|
Triss
|
0987d432f2
|
more tool78 phy stuff, only missing 78k0 spi
|
2021-11-03 21:33:18 +01:00 |
|
Triss
|
2fa28c4313
|
more stuff
|
2021-11-03 00:58:52 +01:00 |
|
Triss
|
a15ba940f2
|
lots of stuff i should back up now
|
2021-11-02 23:06:01 +01:00 |
|
Triss
|
d4e34bb742
|
flashing, test program
|
2021-10-03 17:39:32 +02:00 |
|
Triss
|
ad046185d3
|
read/write/verify memory block fns
|
2021-09-30 14:16:05 +02:00 |
|
Triss
|
f0ba450435
|
we can read from memory now!
|
2021-09-29 17:21:05 +02:00 |
|
Triss
|
377733b191
|
getting further. IR/DR shifting definitely works, TCLK handling probably broken
|
2021-09-28 19:52:33 +02:00 |
|
Triss
|
9ca6ae61c0
|
JTAG ID scanning works!
|
2021-09-27 17:58:53 +02:00 |
|
Triss
|
f96243eb80
|
preinit (SBW enable handshake)
|
2021-09-27 16:29:45 +02:00 |
|
Triss
|
448f1896cf
|
110% working SBW signals, finally
|
2021-09-27 16:10:02 +02:00 |
|
Triss
|
5dfd44123f
|
add stuff
|
2021-09-27 00:45:46 +02:00 |